


# Module-3

## SEQUENTIAL LOGIC CIRCUITS

Till now we studied the logic circuits whose outputs at any instant of time depend only on the input signals present at that time are known as combinational circuits. Moreover, in a combinational circuit, the output appears immediately for a change in input, except for the propagation delay through circuit gates.

On the other hand, the logic circuits whose outputs at any instant of time depend on the present inputs as well as on the past outputs are called sequential circuits. In sequential circuits, the output signals are fed back to the input side. A block diagram of a sequential circuit is shown in Figure below:-



It consists of a combinational circuit to which storage elements are connected to form a feedback path. The storage elements are devices capable of storing binary information. The binary information stored in these elements at any given time defines the **state** of the sequential circuit at that time. The sequential circuit receives binary information from external inputs that, together with the present state of the storage elements, determine the binary value of the outputs. These external inputs also determine the condition for changing the state in the storage elements. The block diagram demonstrates that the outputs in a sequential circuit are a function not only of the inputs, but also of the present state of the storage elements. The next state of the storage elements is also a function of external inputs and the present state. Thus, **a sequential circuit is specified by a time sequence of inputs, outputs, and internal states.**


There are two types of sequential circuits, and their classification is a function of the timing of their signals.

### ***Asynchronous sequential circuit:***

A sequential circuit whose behavior depends upon the sequence in which the input signals change is referred to as an ***asynchronous sequential circuit***. The output will be affected whenever the input changes. The commonly used memory elements in these circuits are time-delay devices. There is no need to wait for a clock pulse. Therefore, in general, asynchronous circuits are faster than synchronous sequential circuits. However, in an asynchronous circuit, events are allowed to occur without any synchronization. And in such a case, the system becomes unstable. Since the designs of asynchronous circuits are more tedious and difficult, their uses are rather limited. The memory elements used in sequential circuits are flip-flops which are capable of storing binary information.

### ***Synchronous sequential circuit:***

A sequential circuit whose behavior can be defined from the knowledge of its signal at discrete instants of time is referred to as a ***synchronous sequential circuit***. In these systems, the memory elements are affected only at discrete instants of time. The synchronization is achieved by a timing device known as a system clock, which generates a periodic train of clock pulses. The outputs are affected only with the application of a clock pulse.



(a) Block diagram




(b) Timing diagram of clock pulses

### Synchronous clocked sequential circuit


The storage elements (memory) used in clocked sequential circuits are called *flipflops*

## FLIPFLOPS

The basic 1-bit digital memory circuit is known as a flip-flop. It can have only two states, either the 1 state or the 0 state. A flip-flop is also known as a bistable multivibrator. Flip-flops can be obtained by using NAND or NOR gates. The general block diagram representation of a flip-flop is shown in Figure below. It has one or more inputs and two outputs. The two outputs are complementary to each other. If  $Q$  is 1 *i.e.*, Set, then  $Q'$  is 0; if  $Q$  is 0 *i.e.*, Reset, then  $Q'$  is 1. That means  $Q$  and  $Q'$  cannot be at the same state simultaneously. If it happens by any chance, it violates the definition of a flip-flop and hence is called an *undefined* condition. Normally, the state of  $Q$  is called the *state* of the flip-flop, whereas the state of  $Q'$  is called the *complementary state* of the flip-flop. When the output  $Q$  is either 1 or 0, it remains in that state unless one or more inputs are excited to effect a change in the output. Since the output of the flip-flop remains in the same state until the trigger pulse is applied to change the state, it can be regarded as a memory device to store one binary bit. The block diagram of a flip-flop is given below:-



The Bistable multivibrator circuit of a flip-flop is given below:-




From the circuit shown in above, the multivibrator is basically two cross-coupled inverting amplifiers, consist of two transistors and four resistors. Obviously, if transistor  $T_1$  is initially turned ON (saturated) by applying a positive signal through the Set input at its base, its collector will be at  $V_{CE(sat)}$  (0.2 to 0.4 V). The collector of  $T_1$  is connected to the base of  $T_2$ , which cannot turn  $T_2$  On. Hence,  $T_2$  remains OFF (cut off). Therefore, the voltage at the collector of  $T_2$  tries to reach  $V_{CC}$ . This action only enhances the initial positive signal applied to the base of  $T_1$ . Now if the initial signal at the Set input is removed, the circuit will maintain  $T_1$  in the ON state and  $T_2$  in the OFF state indefinitely, *i.e.*,  $Q = 1$  &  $Q' = 0$ . In this condition the bistable multivibrator is said to be in the **Set state**. A positive signal applied to the Reset input at the base of  $T_2$  turns it ON. As we have discussed earlier, in the same sequence  $T_2$  turns ON &  $T_1$  turns OFF, resulting in a second stable state *i.e.*  $Q = 0$  &  $Q' = 1$ . In this condition the bistable multivibrator is said to be in the **Reset state**.

## LATCHES

The basic difference between a latch & flip-flop is, Storage elements that operate with signal levels (rather than signal transitions) are referred to as **latches**; those controlled by a clock transition are **flip-flops**. Latches are said to be level sensitive devices; flip-flops are edge-sensitive devices.

The two types of storage elements are related because latches are the basic circuits from which all flip-flops are constructed.



We consider the fundamental circuit shown in Fig.(last page). It consists of two inverters  $G_1$  and  $G_2$  (NAND gates are used as inverters). The output of  $G_1$  is connected to the input of  $G_2$  ( $A_2$ ) and the output of  $G_2$  is connected to the input of  $G_1$  ( $A_1$ ).


Let us assume the output of  $G_1$  to be  $Q = 0$ , which is also the input of  $G_2$  ( $A_2 = 0$ ). So, the output of  $G_2$  will be  $Q' = 1$ , which makes  $A_1 = 1$  and consequently  $Q = 0$  which is according to our assumption. Similarly, we can demonstrate that if  $Q = 1$ , then  $Q' = 0$  and this is also consistent with the circuit connections. Hence we see that  $Q$  and  $Q'$  are always complementary. And if the circuit is in 1 state, it continues to remain in this state and vice versa is also true. Since this information is locked or latched in this circuit, therefore, this circuit is also referred to as a ***latch***. In this circuit there is no way to enter the desired digital information to be stored in it. To make that possible we have to modify the circuit by replacing the inverters by NAND gates and then it becomes a flip-flop.

## **TYPES OF FLIP-FLOPS**

There are different types of flip-flops depending on how their inputs and clock pulses cause transition between two states. We will discuss four different types of flip-flops in this chapter, *viz.*, S-R, D, J-K, and T. Basically D, J-K, and T are three different modifications of the S-R flip-flop.


### **S-R (Set-Reset) Flip-flop**

An S-R flip-flop has two inputs named Set (S) and Reset (R), and two outputs  $Q$  and  $Q'$ . The outputs are complement of each other, *i.e.*, if one of the outputs is 0 then the other should be 1. This can be implemented using NAND or NOR gates. The block diagram of an S-R flip-flop is shown in Figure below:-



### **S-R Flip-flop Based on NOR Gates**

An S-R flip-flop can be constructed with NOR gates at ease by connecting the NOR gates back to back as shown in Figure below. The cross-coupled connections from the output of gate 1 to the input of gate 2 constitute a feedback path. This circuit is not clocked and is classified as an asynchronous sequential circuit. The truth table for the S-R flip-flop based on a NOR gate is shown in the table below



Inputs		Outputs		Action
S	R	$Q_{n+1}$	$Q'_{n+1}$	
0	0	$Q_n$	$Q'_n$	No change
0	1	0	1	Reset
1	0	1	0	Set
1	1	0	0	Forbidden (Undefined)
0	0	–	–	Indeterminate

To analyze the circuit of S-R Flip-flop Based on NOR Gates, we have to consider the fact that the output of a NOR gate is 0 if any of the inputs are 1, irrespective of the other input. The output is 1 only if all of the inputs are 0. The outputs for all the possible conditions as shown in the above table are described as follows.

**Case 1.** For  $S = 0$  and  $R = 0$ , the flip-flop remains in its present state ( $Q_n$ ). It means that the next state of the flip-flop does not change, *i.e.*,  $Q_{n+1} = Q_n$  if  $Q_n = 0$  and vice versa. First let us assume that  $Q_n = 1$  and  $Q'_n = 0$ . Thus the inputs of NOR gate 2 are 1 and 0, and therefore its output  $Q'_{n+1} = 0$ . This output  $Q'_{n+1} = 0$  is fed back as the input of NOR gate 1, thereby producing a 1 at the output, as both of the inputs of NOR gate 1 are 0 and 0; so  $Q_{n+1} = 1$  as originally assumed. Now let us assume the opposite case, *i.e.*,  $Q_n = 0$  and  $Q'_n = 1$ . Thus the inputs of NOR gate 1 are 1 and 0, and therefore its output  $Q'_{n+1} = 0$ . This output  $Q'_{n+1} = 0$  is fed back as the input of NOR gate 2, thereby producing a 1 at the output, as both of the inputs of NOR gate 2 are 0 and 0; so  $Q_{n+1} = 1$  as originally assumed. Thus we find that the condition  $S = 0$  and  $R = 0$  do not affect the outputs of the flip-flop, which means this is the memory condition of the S-R flip-flop.

**Case 2.** The second input condition is  $S = 0$  and  $R = 1$ . The 1 at R input forces the output of NOR gate 1 to be 0 (*i.e.*,  $Q_{n+1} = 0$ ). Hence both the inputs of NOR gate 2 are 0 and 0 and so its output  $Q'_{n+1} = 1$ . Thus the condition  $S = 0$  and  $R = 1$  will always reset the flip-flop to 0. Now if the R returns to 0 with  $S = 0$ , the flip-flop will remain in the same state.

**Case 3.** The third input condition is  $S = 1$  and  $R = 0$ . The 1 at S input forces the output of NOR gate 2 to be 0 (*i.e.*,  $Q'_{n+1} = 0$ ). Hence both the inputs of NOR gate 1 are 0 and 0 and so its output  $Q_{n+1} = 1$ . Thus the condition  $S = 1$  and  $R = 0$  will always set the flip-flop to 1. Now if the S returns to 0 with  $R = 0$ , the flip-flop will remain in the same state.

**Case 4.** The fourth input condition is  $S = 1$  and  $R = 1$ . The 1 at R input and 1 at S input forces the output of both NOR gate 1 and NOR gate 2 to be 0. Hence both the outputs of NOR gate 1 and NOR gate 2 are 0 and 0; *i.e.*,  $Q_{n+1} = 0$  and  $Q'_{n+1} = 0$ . Hence this condition  $S = 1$  and  $R = 1$  violates the fact that the outputs of a flip-flop will always be the complement of each other. Since the condition violates the basic definition of flip-flop, it is called the **undefined** condition. Generally this condition must be avoided by making sure that 1s are not applied simultaneously to both of the inputs.


**Case 5.** If case 4 arises at all, then S and R both return to 0 and 0 simultaneously, and then any one of the NOR gates acts faster than the other and assumes the state. For example, if NOR gate 1 is faster than NOR gate 2,

then  $Q_{n+1}$  will become 1 and this will make  $Q'_{n+1} = 0$ . Similarly, if NOR gate 2 is faster than NOR gate 1, then  $Q'_{n+1}$  will become 1 and this will make  $Q_{n+1} = 0$ . Hence, this condition is determined by the flip-flop itself. Since this condition cannot be controlled and predicted it is called the *indeterminate* condition.


Similarly we can analyze the case of S'-R' Flip-flop Based on NAND Gates (assignment for the students).

## CLOCKED S-R FLIP-FLOP


Generally, synchronous circuits change their states only when clock pulses are present. The operation of the basic flip-flop can be modified by including an additional input to control the behavior of the circuit. Such a circuit is shown below:-



The circuit shown above consists of two AND gates. The clock input is connected to both of the AND gates, resulting in LOW outputs when the clock input is LOW. In this situation the changes in S and R inputs will not affect the state (Q) of the flip-flop. On the other hand, if the clock input is HIGH, the changes in S and R will be passed over by the AND gates and they will cause changes in the output (Q) of the flip-flop. This way, any information, either 1 or 0, can be stored in the flip-flop by applying a HIGH clock input and be retained for any desired period of time by applying a LOW at the clock input. This type of flip-flop is called a *clocked S-R flip-flop*. Such a clocked S-R flip-flop made up of two AND gates and two NOR gates is shown in Figure below:-



The logic symbol of the S-R flip-flop is shown below. It has three inputs: S, R, and CLK. The CLK input is marked with a small triangle. The triangle is a symbol that denotes the fact that the circuit responds to an edge or transition at CLK input.



Assuming that the inputs do not change during the presence of the clock pulse, we can express the working of the S-R flip-flop in the form of the truth table shown here. Here,  $S_n$  and  $R_n$  denote the inputs and  $Q_n$  denotes the output during the bit time  $n$ .  $Q_{n+1}$  denotes the output after the pulse passes *i.e.* in the bit time  $n + 1$ .

Inputs		Output
$S_n$	$R_n$	$Q_{n+1}$
0	0	$Q_n$
0	1	0
1	0	1
1	1	–

**Case 1.** If  $S_n = R_n = 0$ , and the clock pulse is not applied, the output of the flip-flop remains in the present state. Even if  $S_n = R_n = 0$ , and the clock pulse is applied, the output at the end of the clock pulse is the same as the output before the clock pulse, *i.e.*,  $Q_{n+1} = Q_n$ . The first row of the table indicates that situation.


**Case 2.** For  $S_n = 0$  and  $R_n = 1$ , if the clock pulse is applied (*i.e.* CLK = 1), the output of NAND gate 1 becomes 1; whereas the output of NAND gate 2 will be 0. Now a 0 at the input of NAND gate 4 forces the output to be 1 *i.e.*  $Q' = 1$ . This 1 goes to the input of NAND gate 3 to make both the inputs of NAND gate 3 as 1, which forces the output of NAND gate 3 to be 0, *i.e.*,  $Q = 0$ .

**Case 3.** For  $S_n = 1$  and  $R_n = 0$ , if the clock pulse is applied (*i.e.* CLK = 1), the output of NAND gate 2 becomes 1; whereas the output of NAND gate 1 will be 0. Now a 0 at the input of NAND gate 3 forces the output to be 1, *i.e.*,  $Q = 1$ . This 1 goes to the input of NAND gate 4 to make both the inputs of NAND gate 4 as 1, which forces the output of NAND gate 4 to be 0, *i.e.*,  $Q' = 0$ .

**Case 4.** For  $S_n = 1$  and  $R_n = 1$ , if the clock pulse is applied (*i.e.* CLK = 1), the outputs of both NAND gate 2 and NAND gate 1 becomes 0. Now a 0 at the input of both NAND gate 3 and NAND gate 4 forces the outputs of both the gates to be 1, *i.e.*,  $Q = 1$  and  $Q' = 1$ . When the CLK input goes back to 0 (while S and R remain at 1), it is not possible to determine the next state, as it depends on whether the output of gate 1 or gate 2 goes to 1 first.

## Preset and Clear

Till now the flip-flops we discussed there when the power is switched on, the state of the circuit is uncertain. It may come to reset ( $Q = 0$ ) or set ( $Q = 1$ ) state. But in many applications it is required to initially set or reset the flip-flop, *i.e.*, the initial state of the flip-flop is to be assigned. This is done by using the direct or asynchronous inputs. These inputs are referred to as **preset (Pr)** and **clear (Cr)** inputs. These inputs may be applied at any time between clock pulses and is not in synchronism with the clock. Such an S-R flip-flop containing preset and clear inputs is shown in Figure below.



From the above Figure, we see that if  $Pr = Cr = 1$ , the circuit operates according to the table of clocked S-R flip-flop as we discussed just before.




If  $Pr = 1$  and  $Cr = 0$ , the output of NAND gate 4 is forced to be 1, *i.e.*,  $Q' = 1$  and the flip-flop is reset, overwriting the previous state of the flip-flop.

If  $Pr = 0$  and  $Cr = 1$ , the output of NAND gate 3 is forced to be 1, *i.e.*,  $Q = 1$  and the flip-flop is set, overwriting the previous state of the flip-flop. Once the state of the flip-flop is established asynchronously, the inputs  $Pr$  and  $Cr$  must be connected to logic 1 before the next clock is applied.

The condition  $Pr = Cr = 0$  must not be applied, since this leads to an uncertain state.

The logic symbol of an S-R flip-flop with  $Pr$  and  $Cr$  inputs is shown in the side. Here, bubbles are used for  $Pr$  and  $Cr$  inputs, which indicate these are active low inputs, which means that the intended function is performed if the signal applied to  $Pr$  and  $Cr$  is LOW. The operation of the clocked S-R flip-flop is shown in the table in below. The circuit can be designed such that the asynchronous inputs override the clock, *i.e.*, the circuit can be set or reset even in the presence of the clock pulse.



Inputs			Output $Q$	Operation performed
$CLK$	$Cr$	$Pr$		
1	1	1	$Q_{n+1}$ (Figure 7.3)	Normal flip-flop
0	1	0	1	Preset
0	0	1	0	Clear
0	0	0	–	Uncertain


## **Characteristic Table of an S-R Flip-flop**

From the name itself it is very clear that the *characteristic table* of a flip-flop actually gives us an idea about the character, *i.e.*, the working of the flip-flop. Now, from all our above discussions, we know that the next state flip-flop output ( $Q_{n+1}$ ) depends on the present inputs as well as the present output ( $Q_n$ ). So in order to know the next state output of a flip-flop, we have to consider the present state output also. The characteristic table of an S-R flip-flop is given in the table below. From the characteristic table we have to find out the characteristic equation of the S-R flip-flop.

Flip-flop inputs		Present output	Next output
$S$	$R$	$Q_n$	$Q_{n+1}$
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	X
1	1	1	X



Now we will find out the characteristic equation of the S-R flip-flop from the characteristic table with the help of the Karnaugh map:-



From the Karnaugh map above we find the expression for  $Q_{n+1}$  as

$$Q_{n+1} = S + R'Q_n$$

Along with the above equation we have to consider the fact that S and R cannot be simultaneously 0. In order to take that fact into account we have to incorporate another equation for the S-R flip-flop. The equation is given below.


$$SR = 0$$

Hence the characteristic equations of an S-R flip-flop are

$$\begin{aligned} Q_{n+1} &= S + R'Q_n \\ SR &= 0 \end{aligned}$$

## CLOCKED D FLIP-FLOP

One way to eliminate the undesirable condition of the indeterminate state in the *SR* latch is to ensure that inputs *S* and *R* are never equal to 1 at the same time. This is done in the *D* latch. The *D* flip-flop has only one input referred to as the *D* (**data**) input & two outputs as usual *Q* and *Q'*. It transfers the data at the input after the delay of one clock pulse at the output *Q*. So in some cases the input is referred to as a delay input and the flip-flop gets the name **delay** (*D*) flip-flop. It can be easily constructed from an S-R flip-flop by simply incorporating an inverter between *S* and *R* such that the input of the inverter is at the *S* end & the output of the inverter is at the *R* end. We can get rid of the undefined condition, *i.e.*,  $S = R = 1$  condition, of the S-R flip-flop in the *D* flip flop. The *D* flip-flop is either used as a delay device or as a latch to store one bit of binary information. The truth table of *D* flip-flop is given in the table below. The structure of the *D* flip-flop is shown in Figure below, which is being constructed using NAND gates. The same structure can be constructed using only NOR gates.




**Case 1.** If the CLK input is low, the value of the *D* input has no effect, since the *S* and *R* inputs of the basic NAND flip-flop are kept as 1.

**Case 2.** If the CLK = 1 and *D* = 1, the NAND gate 1 produces 0, which forces the output of NAND gate 3 as 1. On the other hand, both the inputs of NAND gate 2 are 1, which gives the output of gate 2 as 0. Hence, output

of NAND gate 4 is forced to be 1, *i.e.*,  $Q = 1$ , whereas both the inputs of gate 5 are 1 and the output is 0, *i.e.*,  $Q' = 0$ . Hence, we find that when  $D = 1$ , after one clock pulse passes  $Q = 1$ , which means the output follows  $D$ .

**Case 3.** If the  $CLK = 1$ , and  $D = 0$ , the NAND gate 1 produces 1. Hence both the inputs of NAND gate 3 are 1, which gives the output of gate 3 as 0. On the other hand,  $D = 0$  forces the output of NAND gate 2 to be 1. Hence the output of NAND gate 5 is forced to be 1, *i.e.*,  $Q' = 1$ , whereas both the inputs of gate 4 are 1 and the output is 0, *i.e.*,  $Q = 0$ . Hence, we find that when  $D = 0$ , after one clock pulse passes  $Q = 0$ , which means the output again follows  $D$ .

A simple way to construct a D flip-flop using an S-R flip-flop is shown in Figure below. The logic symbol of a D flip-flop is shown in Figure below. A D flip-flop is most often used in the construction of sequential circuits like registers.




## Characteristic Table of a D Flip-flop

As we have already discussed the characteristic equation of an S-R flip-flop, we can similarly find out the characteristic equation of a D flip-flop. The characteristic table of a D flip-flop is given in the table below. From the characteristic table we have to find out the characteristic equation of the D flip-flop.

<i>Flip-flop inputs</i>	<i>Present output</i>	<i>Next output</i>
$D$	$Q_n$	$Q_{n+1}$
0	0	0
0	1	0
1	0	1
1	1	1

Now we will find out the characteristic equation of the D flip-flop from the characteristic table with the help of the Karnaugh map:-



$Q_{n+1} = D$


Hence, the characteristic equation of a D flip-flop is

## J-K FLIP-FLOP


A J-K flip-flop has very similar characteristics to an S-R flip-flop. The only difference is that the undefined condition for an S-R flip-flop, *i.e.*,  $S_n = R_n = 1$  condition, is also included in this case. Inputs J and K behave like inputs S and R to set and reset the flip-flop respectively. When  $J = K = 1$ , the flip-flop is said to be in a **toggle state**, which means the output switches to its complementary state every time a clock passes.

The data inputs are J and K, which are ANDed with  $Q'$  and Q respectively to obtain the inputs for S and R respectively. A J-K flip-flop thus obtained is shown in Figure below.


An S-R flip-flop converted into a J-K flip-flop:-



A J-K flip-flop using NAND gates:-




Logic symbol of a J-K flip-flop:-



The TRUTH table for JK flip-flop is:-

Data inputs		Outputs		Inputs to S-R FF		Output
$J_n$	$K_n$	$Q_n$	$Q'_n$	$S_n$	$R_n$	$Q_{n+1}$
0	0	0	1	0	0	0
0	0	1	0	0	0	1
0	1	0	1	0	0	0
0	1	1	0	0	1	0
1	0	0	1	1	0	1
1	0	1	0	0	0	1
1	1	0	1	1	0	1
1	1	1	0	0	1	0



Inputs		Output
$J_n$	$K_n$	$Q_{n+1}$
0	0	$Q_n$
0	1	0
1	0	1
1	1	$Q'_n$

**Case 1.** When the clock is applied and  $J = 0$ , whatever the value of  $Q'_n$  (0 or 1), the output of NAND gate 1 is 1. Similarly, when  $K = 0$ , whatever the value of  $Q_n$  (0 or 1), the output of gate 2 is also 1. Therefore, when  $J = 0$  and  $K = 0$ , the inputs to the basic flip-flop are  $S = 1$  and  $R = 1$ . This condition forces the flip-flop to remain in the same state.

**Case 2.** When the clock is applied and  $J = 0$  and  $K = 1$  & the previous state of the flip-flop is reset (*i.e.*,  $Q_n = 0$  and  $Q'_n = 1$ ), then  $S = 1$  and  $R = 1$ . Since  $S = 1$  and  $R = 1$ , the basic flip-flop does not alter the state and remains in the reset state. But if the flip-flop is in set condition (*i.e.*,  $Q_n = 1$  &  $Q'_n = 0$ ), then  $S = 1$  and  $R = 0$ . Since  $S = 1$  and  $R = 0$ , the basic flip-flop changes its state and resets.


**Case 3.** When the clock is applied and  $J = 1$  and  $K = 0$  and the previous state of the flip-flop is reset (*i.e.*,  $Q_n = 0$  and  $Q'_n = 1$ ), then  $S = 0$  and  $R = 1$ . Since  $S = 0$  and  $R = 1$ , the basic flip-flop changes its state and goes to the set state. But if the flip-flop is already in set condition (*i.e.*,  $Q_n = 1$  and  $Q'_n = 0$ ), then  $S = 1$  and  $R = 1$ . Since  $S = 1$  and  $R = 1$ , the basic flip-flop does not alter its state and remains in the set state.

**Case 4.** When the clock is applied and  $J = 1$  and  $K = 1$  and the previous state of the flip-flop is reset (*i.e.*,  $Q_n = 0$  and  $Q'_n = 1$ ), then  $S = 0$  and  $R = 1$ . Since  $S = 0$  and  $R = 1$ , the basic flip-flop changes its state and goes to the set state. But if the flip-flop is already in set condition (*i.e.*,  $Q_n = 1$  and  $Q'_n = 0$ ), then  $S = 1$  and  $R = 0$ . Since  $S = 1$  and  $R = 0$ , the basic flip-flop changes its state and goes to the reset state. So we find that for  $J = 1$  and  $K = 1$ , the flip-flop toggles its state from *set* to *reset* and vice versa. Toggle means to switch to the opposite state.

## Characteristic Table of a J-K Flip-flop

As we have already discussed the characteristic equation of an S-R flip-flop, we can similarly find out the characteristic equation of a J-K flip-flop. The characteristic table of a J-K flip-flop is given in the table below. From the characteristic table we have to find out the characteristic equation of the J-K flip-flop.

Flip-flop inputs		Present output	Next output
J	K	$Q_n$	$Q_{n+1}$
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0




From the Karnaugh map, we obtain  $Q_{n+1} = JQ'_n + K'Q_n$ .

Hence, the characteristic equation of a J-K flip-flop is

$$Q_{n+1} = JQ'_n + K'Q_n$$

## Race-around Condition of a J-K Flip-flop

The inherent difficulty of an S-R flip-flop (*i.e.*,  $S = R = 1$ ) is eliminated by using the feedback connections from the outputs to the inputs of gate 1 and gate 2 as discussed in JK flip-flop. Truth tables JK flip-flop were formed with the assumption that the inputs do not change during the clock pulse ( $CLK = 1$ ). But the consideration is not true because of the feedback connections. Consider, for example, that the inputs are  $J = K = 1$  and  $Q = 1$ , and a pulse as shown in Figure below is applied at the clock input.




Consider, for example, that the inputs are  $J = K = 1$  and  $Q = 1$ , and a pulse as shown above is applied at the clock input. After a time interval  $\Delta t$  equal to the propagation delay through two NAND gates in series, the outputs will change to  $Q = 0$ . So now we have  $J = K = 1$  and  $Q = 0$ . After another time interval of  $\Delta t$  the output will change back to  $Q = 1$ . Hence, we conclude that for the time duration of  $t_p$  of the clock pulse, the output will oscillate between 0 and 1. Hence, at the end of the clock pulse, the value of the output is not certain. This situation is referred to as a **race-around condition**.

Generally, the propagation delay of TTL gates is of the order of nanoseconds. So if the clock pulse is of the order of microseconds, then the output will change thousands of times within the clock pulse. This race-around condition can be avoided if  $t_p < \Delta t < T$ . Due to the small propagation delay of the ICs it may be difficult to satisfy the above condition. A more practical way to avoid the problem is to use the master-slave (M-S) configuration as discussed below.


## Master-Slave J-K Flip-flop

A master-slave (M-S) flip-flop is shown in Figure below. Basically, a master-slave flip-flop is a system of two flip-flops—one being designated as *master* and the other is the *slave*. From the figure below we see that a clock pulse is applied to the master and the inverted form of the same clock pulse is applied to the slave.

When  $CLK = 1$ , the first flip-flop (*i.e.*, the master) is enabled and the outputs  $Q_m$  and  $Q'_m$  respond to the inputs J and K according to the table shown in Figure 7.13. At this time the second flip-flop (*i.e.*, the slave) is disabled because the CLK is LOW to the second flip-flop. Similarly, when CLK becomes LOW, the master becomes disabled and the slave becomes active, since now the CLK to it is HIGH. Therefore, the outputs Q and Q' follow the outputs  $Q_m$  and  $Q'_m$  respectively. Since the second flip-flop just follows the first one, it is referred to as a slave and the first one is called the master. Hence, the configuration is referred to as a master-slave (M-S) flip-flop.



In this type of circuit configuration the inputs to the gates 5 and 6 do not change at the time of application of the clock pulse. Hence the race-around condition does not exist. The state of the master-slave flip-flop, shown in above Figure, changes at the negative transition (trailing edge) of the clock pulse. Hence, it becomes negative triggering a master-slave flip-flop. This can be changed to a positive edge triggering flip-flop by adding two inverters to the system—one before the clock pulse is applied to the master and an additional one in between the master and the slave. The logic symbol of a negative edge master-slave is shown in Figure below.



The system of master-slave flip-flops is not restricted to J-K master-slave only. There may be an S-R master-slave or a D master-slave, etc., in all of them the slave is an S-R flip-flop, whereas the master changes to J-K or S-R or D flip-flops.


## T Flip-flop

With a slight modification of a J-K flip-flop, we can construct a new flip-flop called a T flip-flop. If the two inputs J and K of a J-K flip-flop are tied together it is referred to as a T flip-flop. Hence, a T flip-flop has only one input T and two outputs Q and Q'. The name T flip-flop actually indicates the fact that the flip-flop has the ability to toggle. It has actually only two states—**toggle state** and **memory state**. Since there are only two states, a T flip-flop is a very good option to use in counter design and in sequential circuits design where switching an operation is required. The truth table of a T flip-flop is given below:-

$T$	$Q_n$	$Q_{n+1}$
0	0	0
0	1	1
1	0	1
1	1	0

If the T input is in 0 state (*i.e.*,  $J = K = 0$ ) prior to a clock pulse, the Q output will not change with the clock pulse. On the other hand, if the T input is in 1 state (*i.e.*,  $J = K = 1$ ) prior to a clock pulse, the Q output will change to Q' with the clock pulse. In other words, we may say that, if  $T = 1$  and the device is clocked, then the output toggles its state.

The truth table shows that when  $T = 0$ , then  $Q_{n+1} = Q_n$ , *i.e.*, the next state is the same as the present state and no change occurs. When  $T = 1$ , then  $Q_{n+1} = Q'_n$ , *i.e.*, the state of the flip-flop is complemented. The circuit diagram of a T flip-flop and the block diagram of the T flip-flop is shown below:-



## Characteristic Table of a T Flip-flop

As we have already discussed the characteristic equation of a J-K flip-flop, we can similarly find out the characteristic equation of a T flip-flop. The characteristic table of a T flip-flop is given below. From the characteristic table we have to find out the characteristic equation of the T flip-flop.

<i>Flip-flop inputs</i>	<i>Present output</i>	<i>Next output</i>
$T$	$Q_n$	$Q_{n+1}$
0	0	0
0	1	1
1	0	1
1	1	0



Now we will find out the characteristic equation of the T flip-flop from the characteristic table with the help of the Karnaugh map below:-

		$Q_n$	
		0	1
T	0	0	1
	1	1	0

From the Karnaugh map, the Boolean expression of  $Q_{n+1}$  is derived as  $Q_{n+1} = TQ'_n + T'Q_n$ . Hence, the characteristic equation of a T flip-flop is

$$Q_{n+1} = TQ'_n + T'Q_n$$

## TRIGGERING OF FLIP-FLOPS

Flip-flops are synchronous sequential circuits. This type of circuit works with the application of a synchronization mechanism, which is termed as a *clock*. Based on the specific interval or point in the clock during or at which triggering of the flip-flop takes place, it can be classified into two different types—**level triggering** and **edge triggering**. A clock pulse starts from an initial value of 0, goes momentarily to 1, and after a short interval, returns to the initial value.

### Level Triggering of Flip-flops

If a flip-flop gets enabled when a clock pulse goes HIGH and remains enabled throughout the duration of the clock pulse remaining HIGH, the flip-flop is said to be a *level triggered flip-flop*. If the flip-flop changes its state when the clock pulse is positive, it is termed as a *positive level triggered flip-flop*. On the other hand, if a NOT gate is introduced in the clock input terminal of the flip-flop, then the flip-flop changes its state when the clock pulse is negative, it is termed as a *negative level triggered flip-flop*. The main drawback of level triggering is that, as long as the clock pulse is active, the flip-flop changes its state more than once or many times for the change in inputs. If the inputs do not change during one clock pulse, then the output remains stable. On the other hand, if the frequency of the input change is higher than the input clock frequency, the output of the flip-flop undergoes multiple changes as long as the clock remains active. This can be overcome by using either master-slave flip-flops or the edge-triggered flip-flop.

### Edge-triggering of Flip-flops

A clock pulse goes from 0 to 1 and then returns from 1 to 0. The Figure below shows the two transitions and they are defined as the *positive edge* (0 to 1 transition) and the *negative edge* (1 to 0 transition). The term *edge-triggered* means that the flip-flop changes its state only at either the positive or negative edge of the clock pulse.

