Lab 7

Prachi Anil More


UIN: 434007051

htax tx monitor c.sv Code


htax rx monitor c.sv Code

```
📑 htax_tx_monitor_c.sv 🛮 🔚 htax_rx_monitor_c.sv 🛚
            Texas A&M University
         // CSCE 616 Hardware Design Verification
// Created by : Prof. Quinn and Saumil Gogri
        class htax rx monitor c extends uvm monitor;
             `uvm_component_utils(htax_rx_monitor_c)
             //Analysis port to communicate with Scoreboard
             uvm_analysis_port #(htax_rx_mon_packet_c) rx_collect_port;
13
14
15
             virtual interface htax_rx_interface htax_rx_intf;
             htax_rx_mon_packet_c rx_mon_packet;
16
             int pkt_len;
17
18
             // TO DO : Create covergroup for htax rx inf and add at least one coverpoint
19
             covergroup cover_htax_rx_intf;
20
21
22
                 option.per_instance = 1;
option.name = "cover_htax_rx_intf";
23
24
25
                  // Coverpoint for rx_sot: Captures start of transmission signals
                 RX_SOT : coverpoint htax_rx_intf.rx_sot {
                     bins sot_active[] = {1'b1};
26
27
28
                 // Coverpoint for rx_data: Tracks data values received RX_DATA : coverpoint htax_rx_intf.rx_data {
29
30
                     bins data_values[] = {[0:255]};
31
32
                  // Coverpoint for rx_eot: Captures end of transmission signals
                 RX_EOT : coverpoint htax_rx_intf.rx_eot {
34
35
                     bins eot_active[] = {1'b1}; // Capture active end signals
36
             endgroup
```

Simulation Output



htax_packet covergroup



htax_intf covergroup

