HA16642MP, HA16642NT • Read/Write Functions for Floppy Disk Drive

This IC can provide READ and WRITE functions in one chip for Floppy Disk Drive.


■ FEATURES

- Read Amplifier has a differential voltage gain of 200 typ., which is avairable to adjust by gain select terminal.
- READ Circuit can be applied for the signal amplitude of 0.5mVpp to 10mVpp which is read out from HEAD COIL, so that this IC has superior capability to apply for a FDD less than 5 inches.
- In the read circuit, the peak shift is less than 1% for the signal amplitude, 0.5mVpp to 10mVpp, at the Amp input.
- In the WRITE circuit, the COMMON DRIVER, the WRITE DRIVER, and the ERASE DRIVER can provide a large current capability, so that can be applied to various kinds of FDD's.
- Write current can be established at any value according to the external resistor. The write current is independent of the supply voltage drift and temperature drift, with the built-in stabilizing circuit.
- This IC provides a function to reduce the write current at the inner track on the disk with a external switching signal. The reduce ratio of the write current can be established at any value with the external resistor.
- The WRITE GATE signal and the ERASE GATE signal can be applied independently each other.
- A dual-mode supply voltage monitor circuit is built-in, to inhibit a miss writing and a miss erasing at the power supply timing, ON and OFF, and the abnormal supply voltage.
- READ and WRITE functions are integrated in one chip, resulting in broad reduction of external components.

(MP-44) HA16642NT


■ PIN ARRANGEMENT

● HA16642MP




(Top View)

■ HA16642NT



(Top View)





: Integrated Blocks

Rs, R9: To determine a bias current for read mode

 R_{10} : To determine the increase ratio of a write current at the inner track.

Side ()

 R_{11} : To determine a write current at the outer track.

(Write current at the inner track is a summation of the currents determined by R_{10} and R_{11} respectively.)

■ ABSOLUTE MAXIMUM RATINGS $(Ta=25^{\circ})$

Item	Symbol	Ratings	Unit	Applicable Terminal	
Supply Voltage	Vcc1	7.0	V	Vcc ı	
Supply Voltage	Vcc2	16.0	V	V cc 2	
Input Voltage	Vin	-0.2 to +7.0	V	AMP IN	
Differential Input Voltage	Vindiff	0 to +5.0	V	AMP IN	
Output Voltage	Vout	-0.2 to $+7.0$	V	RD DATA OUT	
Common Drive Current	Icom	150	m A	COM 0, COM 1	
Write Drive Current	Iwr	15	m A	WT 1, WT 2	
Erase Drive Current	IER	120	m A	EO	
Power Dissipation	Pr	800	m W	Vcc 1, Vcc 2, Vac	
Operating Temperature Range	Tupr	0 to +70	°C:		
Storage Temperature Range	Tste	-55 to +125	°C:		

TELECTRICAL CHARACTERISTICS ($Ta=25^{\circ}C$)

Circuit Block	Item Symbol Test Condition		ondition	min	typ	max	Unit	
	Supply Voltage Range	V _{GG}			4.5	5.0	5.5	V
	Supply voltage Range	Vcc 1, 2			10.5	12.0	13.5	v
	Differential Voltage Gain	Avo	f=250kHz, V _{1n} =5mVrms			200		V/V
Pre Amp.	Input Bias Current	ItB				-	15	μ A
	Common Mode Input Voltage Range	V _{CM}				2.7	3.4	v
	Output Harmonic Distortion	THD	$f=1 \text{kHz}, V_{in}=10 \text{mVpp}$		_	-	5	%
Peak Detector	Peak Shift	PS f=250kHz, V ₁₀ =0.5 to 10mVp					2.5	%
	Output Voltage	V _{OH}	VGG=4.75V, Id	$V_{GG} = 4.75 \text{V}, I_{OH} = -400 \mu \text{A}$		-	_	V
	Output Voitage	Vol	$V_{GG} = 4.75 \text{V}, I_{OL} = 4 \text{ mA}$		to della constituta di la constituta di		0.4	V
	Rising Time	ttlh	VGG=5V, Vout	=0.4 to 2.7V		30	_	ns
Read Data	Falling Time	tthi.	VGG=5V, Vout	=2.7 to 0.4V		15	_	ns
Processor	T:	t1AB	f=125 kHz		1.3	_	4	
	Timing Range #1		f=250 kHz		1.3	_	2	2 µs
	T D. Ha		f=125 kHz		0.15	_	1.5	
	Timing Range #2	t2 AB	f=250 kHz		0.15	-	0.75	μs
	Output Voltage at selected Write Mode	Vwcms	V _{CC 2} =12V, I _{COM} =120mA			11	_	v
	Output Voltage at unselected Write Mode	Vwcmus	V _{CC2} =12V, a	V _{CC 2} =12V, at unselected		_	0.7	v
Common Driver	Output Voltage at selected Read Mode	VRCMS	V _{CC 2} =12V, I _{COM} =1mA		_	2.7	_	· v
	Output Voltage at unselected Read Mode	VRCMUS	V _{CC2} =12V, at unselected			-	0.75	v
	Output Current Range	Ісом	Icom		_	-	150	mA
	Output Low Voltage Volt VGG = 5V, Iol =		ı. =100mA	_	-	0.5	v	
Erase Driver	Output Leak Current	Іоне	$V_{OH}=12V$, $V_{GG}=5V$		_	_	100	μ A
	Erase Current Range	IER					120	mA
	Write Current Accuracy	Aciw	V _{GG} =5V, V	$V_{GG} = 5V, V_{CC2} = 12V$		-	+7	%
	Write Current-Supply Voltage Sensitivity	Ps/w	V _{GG} =5V, V _{CC 2} =10.8 to 13.2V			±1.5	_	%/V
THE SECTION AND A	Write Current-Temperature Coefficient	Terw	V _{GG} =5V,V _{CC2} =1	V _{GG} =5V,V _{CC2} =12V,Ta=0 to+70℃		±0.05	_	%/℃
Write Driver	Write Current Symmetry	$\triangle Iwr$	V _{GG} =5V, V _{CC2} =12V, Iw _{T1} -Iw _{T2}		-1	-	+1	%
	Write Current Range	IwT	V _{GG} =5V, V	V _{GG} =5V, V _{CC2} =12V		-	10	mA
	Leak Current at Off Driver	Inhiet	VGG=5V, VCC2=12V, VWT=20V			-	50	μ A
Supply Voltage Monitor	Detection Voltage for 5V Supply	V _{MON 1}	Vcc 2=12V		3.5	~3.9	4.3	v
	Detection Voltage for 12V Supply	V _{MON 2}	<i>V_{GG}</i> =5 V		8.0	9.0	9.8	v
Logic Input Gate	Input High Voltage	VIH	$V_{GG} = 5V$		2.0.		_	v
	Input Low Voltage	VIL	WG, EG		_	-	0.8	· v
Schmitt Type Logic Input Gate	Input High Voltage	Vins	$V_{GG} = 5V$		2.0	-	_	v
	Input Low Voltage	VILS	HS, WD		_	_	0.5	v
Dissipation Current	LOVE OF THE PROPERTY OF THE PR	I cc	Vcc=13.5V	Read	_	25	40	
	12V Supply			Write	_	16		mA
	57.6	Icc	<i>V_{GG}</i> =5.5V	Read	_	36	60	
	5V Supply			Write	_	33		mA



■ PIN DESCRIPTION

Symbol	Name	Description		
AMP IN	Pre Amp Input	Terminal for differential input of pre amplifier in read circuit. A signal voltage picked u through R/W coil is applied.		
OD	Gain Select	Terminal for DC offset compensation of pre amp, and for gain selection. The amp gain is available to be changed by connecting a resistor to the compensation capacitor in series.		
AMP OUT	Pre Amp Output	Terminal for differential output of the pre amp in read circuit. A low pass filter is connected between the input terminal of differentiator and this terminal.		
DIFF IN	Differentiator Input	Input terminal of differentiator in read circuit. Output voltage from the pre amp is applied to this terminal through the low pass filter.		
DIFF CPL	Differential Coupling	Terminal for connecting a capacitor for differentiation. RF, CF and LF are connected in series, as shown in the block diagram.		
DIFF OUT	Differentiator Output	Output terminal of the differentiator. The differentiated signal is appeared on this terminal with the phase shifted by 90°. The output is coupled through the capacitor and is applied to the comparator input.		
COMP IN	Comparator Input	Input terminal of the comparator in read circuit. A signal with the phase shifted by 90° through the differentiator is applied, and the zer crossing point is detected. This terminal is pulled up to the bias source by the external resistor.		
MM1	Mono Multi 1	A capacitor and a resistor are connected to these terminals. The capacitance and the resistance determine the output pulse width of the Pre Mono Multi Vibrator in the Time Domain Filter Circuit.		
MM2	Mono Multi 2	A capacitor and a resistor are connected these terminals. The capacitance and the resistance determine the output pulse width of the Post Mono Multi Vibrator in the Time Domain Filter Circuit.		
RD DATA OUT	READ Output	Output terminal of the read circuit. A pulse which is synchronized to the peak position of the read out signal from head coil is obtained. The output pulse width is determined by the external capacitor and resistor of MM 2. The signal output level is TTL compatible.		
СОМ 0	Common Driver 0	Output terminal of Common Driver (SIDE 0). During the Head Select signal is selecting SIDE 0, a common voltage is appeared on this terminal. The voltage value at Write Mode and that at Read Mode are shown in the Electrical Characteristics. A current which equals to Write Current + Erase Current flows out from this terminal. When the SIDE 0 is unselected, a common voltage is not appeared, and this terminal is pulled down to ground by a high resistance in the IC.		
COM 1	Common Driver 1	Output terminal of Common Driver (SIDE 1). The function is as same as that of COM 0.		
HS	Head Select	Input terminal for Head Select signal. This signal selects the SIDE 0 or SIDE 1 of the common driver. This terminal is consisted of Schmitt type input circuits. Input Low selects COM 1.		
R/W SW	R/W Switch	A transistor output for switching the bias state in head coil and in diode SW circuit, according to READ/WRITE switching. This terminal is pulled down to ground level in READ Mode, and it is pulled up to 12V in WRITE Mode.		
wso	WRITE Regulated Voltage Output	Output from regulated supply source in Write Current Setting Circuit.		
LWS	Low Current Set	Terminal to set a low level write current. The current is determined by connecting an external resistor \bar{R}_{11} between terminal WSO and this terminal.		
sws	Difference Current Set	Terminal to set the current difference (I_{WDF}) between high level write current and low level write current. The difference current is determined by connecting an external resistor R_{10} between terminal WHO and this terminal. $I_{WDF} = (High \ Level \ Write \ Current - Low \ Level \ Write \ Current)$ $I_{WH} = I_{WL} + I_{WDF}$ Where; I_{WH} is high level write current, and I_{WL} is low level write current. $I_{WH} = I_{WL} + I_{WDF} = I_{WH} + I_{WDF} + $		
ITS	Current Switch Signal Input	Input terminal for Write Current SW signal at inner & outer tracks. High Level Write Current is selected at input Low, and Low Level Write Current at input High.		
WD	Write Data Input	Write Data Input Terminal. The signal is devided through the F/F circuit in the IC, and drives the Write Driver.		

(to be continued)



Symbol	Name	Description
WT 1, 2	Write Driver 1, 2	Output terminal of Write Driver. The current determined by external resistors at terminal SWS and terminal MWS is sinked. WT 1 and WT 2 turns on alternately, according to the Write Data "1" or "0".
WG	Write Gate	Input terminal for Write Gate signal. The write gate is enable at input Low, and allows data writing.
EG	Erase Gate	Input terminal for Erase Gate signal. The erase gate is enable at input Low, and allows erasing.
ЕО	Erase Driver	Output terminal of Erase Driver. It turns on at erase gate input LOW. The output on this terminal is an open collector output of NPN transistor, and the erase current is determined by external resistor R_{12} .
PSM	Power Supply Monitor	The monitor circuit monitors the V_{GG} (+5V) and V_{CC2} (+12V), and will inhibit the common driver, the write driver and the erase driver when the supply voltage becomes abnormally low, and the FLAG signal will appear on this terminal PSM. The Driver Inhibit is released only when both V_{GG} and V_{CC2} are more that the specified voltages, regardless of the supply sequence.
v _{CC1}	Amp Voltage	Voltage for Pre Amp in read circuit.
$v_{\rm CC2}$	Voltage for 12V	Another Voltage (Excepting for Pre Amp.)
v_{GG}	Voltage for 5V	
GND 1	Amp GND	GND for Pre Amp read circuit.
GND 2		GND for read circuit. (Excepting for Pre Amp.)
GND 3		GND for write circuit.

