
EE5311 Tutorial_6b Report

L.Pradeep EE22B074


- 2. Draw the schematic of a 8-bit ripple-carry adder using the above mirror-symmetric full adder and trace its critical path.
 - (a) Measure the delay of the critical path if the MSB sum and carry bits (S_7, C_7) drive a unit inverter each.
 - (b) Compare the measured delay with the delay estimated using logical/electrical/branching effort.
 - (c) Draw the layout of the complete ripple-carry adder using the above full-adder layout and inverter layout from Assignment 5. Ensure that aspect ratio (width/height) of your layout is in the range [0.9, 1.1]. Measure the layout extracted delay and compare it with the pre-layout delay.

Critical Path

- The critical path is the longest delay path.
- In RCA, it's from $Cin \rightarrow C1 \rightarrow C2 \rightarrow ... \rightarrow C7 \rightarrow S7$.
- The delay adds up due to carry propagation through all 8 stages.



```
Reference value: 9,67960e-09
No. of Data Rows: 1040
Warning: No job (tran, ac, op etc.) defined:
run simulation not started
tplh
                       2,143338e-09 targ= 2,148338e-09 trig=
                                                                5.000000e-12
tpdhl
                       -1.889691e-09 targ= 1.253093e-10 trig=
                                                                2.015000e-09
tpd_sumh
                       3,185212e-10 targ= 3,235212e-10 trig=
                                                                5.000000e-12
                                                                2.015000e-09
                       3.386688e-10 targ= 2.353669e-09 trig=
tpd_suml
Delay from Cin to C7: 1.26825E-10
Delay from Cin to S7: 3.28595E-10
ngspice 7 -> ■
```



(b) Compare Delay with Logical/Electrical/Branching Effort

- Logical Effort (LE): An estimation technique using logical effort (g), parasitic delay
 (p), and electrical effort (h = C_load / C_in).
- For RCA:
 - \circ Each full adder stage has g \approx 1 for carry path.
 - Let $p \approx 1$ and fanout ≈ 1 (as load is a unit inverter).
- Total delay:

```
D=N\times(g\cdot h+p)D=N \times (g\cdot h+p) For N = 8: DLE=8\times(1\cdot 1+1)=16 \text{ units}D_{LE}=8 \times (1\cdot 1+1)=16 \text{ units} ULE=8\times(1\cdot 1+1)=16 \text{ units}
```

