



# EE5311 Tutorial\_3 Report

L.Pradeep EE22B074

Consider the static CMOS inverter shown below. It drives another identical inverter. The input  $V_{in}$  is a pulse between 0 and  $V_{DD}$ , with a rise and fall time equal to 5 ps and a pulse width of 250 ps. The output is  $V_{out}$ .




- (a) Set  $V_{DD} = 1.8V$ . Assume that  $L_n = L_p = 0.15\mu m$  and  $W_n = 0.42\mu m$ . Obtain the delay for  $W_p = 0.42\mu m, 0.84\mu m, 1.26\mu m$ .



w=0.42um	w=0.84um	w=1.26um
2.18e-11 s	1.99e-11 s	2.11e-11 s

Optimal width for less delay is 0.84 um


Width = 0.42um



```
Circuit: ** sch_path: /home/ee22b074/ee5311/tutorial_3/parta.sch
Reset re-loads circuit ** sch_path: /home/ee22b074/ee5311/tutorial_3/parta.sch
Circuit: ** sch_path: /home/ee22b074/ee5311/tutorial_3/parta.sch
Doing analysis at TEMP = 27.000000 and TNOM = 27.000000
Using SPARSE 1.3 as Direct Linear Solver
Initial Transient Solution
-----
Node                Voltage
-----
vdd                  1.8
vin                  0
vout                 1.8
net1                 4.53092e-08
vin1#branch          0
vdd1#branch          -1.81498e-11

Reference value : 0.000000e+00
No. of Data Rows : 2520
thl                  = 1.277011e-11 targ= 2.527011e-11 trig= 1.250000e-11
tlh                  = 3.088289e-11 targ= 1.483829e-10 trig= 1.175000e-10
w : 0.42 delay : 2.18265E-11
ngspice 7 ->
```


Width = 0.84 $\mu$ m



```
Circuit: ** sch_path: /home/ee22b074/ee5311/tutorial_3/parta.sch
Reset re-loads circuit ** sch_path: /home/ee22b074/ee5311/tutorial_3/parta.sch
Circuit: ** sch_path: /home/ee22b074/ee5311/tutorial_3/parta.sch
Doing analysis at TEMP = 27.000000 and TNOM = 27.000000
Using SPARSE 1.3 as Direct Linear Solver
Initial Transient Solution
-----
Node                Voltage
-----
vdd                  1.8
vin                  0
vout                 1.8
net1                 6.71229e-07
vin1#branch          0
vdd1#branch          -2.43518e-10

Reference value : 0.000000e+00
No. of Data Rows : 2520
thl = 1.822964e-11 targ= 3.072964e-11 trig= 1.250000e-11
tlh = 2.167976e-11 targ= 1.391798e-10 trig= 1.175000e-10
w : 0.84 delay : 1.99547E-11
ngspice 7 ->
```

Width = 1.26um



Note: No compatibility mode selected!

Circuit: \*\* sch\_path: /home/ee22b074/ee5311/tutorial\_3/parta.sch

Reset re-loads circuit \*\* sch\_path: /home/ee22b074/ee5311/tutorial\_3/parta.sch

Circuit: \*\* sch\_path: /home/ee22b074/ee5311/tutorial\_3/parta.sch

Doing analysis at TEMP = 27.000000 and TNOM = 27.000000

Using SPARSE 1.3 as Direct Linear Solver

Initial Transient Solution

Node	Voltage
vdd	1.8
vin	0
vout	1.8
net1	9.60947e-07
vin1#branch	0
vdd1#branch	-3.47833e-10

Reference value : 0.00000e+00

No. of Data Rows : 2520



thl = 2.327333e-11 targ= 3.577333e-11 trig= 1.250000e-11

tlh = 1.896577e-11 targ= 1.364658e-10 trig= 1.175000e-10

w : 1.26 delay : 2.11195E-11

ngspice 7 ->

- (b) Set  $W_p$  so that delay is minimised. Plot the delay as a function of  $V_{DD}$  for  $V_{DD} = 1V$  to  $1.8V$  in steps of  $0.1V$ . How does it compare with analytical estimates?



Delay vs vdd graph



$$C_{total} = (C_{oxn}L_n + C_{in}L_{diff} + C_{fswin} + 2C_{gdo})\omega_n + 2L_{diff}(C_{fswin} + (C_{oxp}L_p + C_{ip}L_{diff} + C_{fswp} + 2C_{gdo})\omega_p + C_{fswp}(2L_{diff}))$$

$$= a\omega_n + a\omega_p + b$$

$$t_{pHL} = \frac{a\omega_n + a\omega_p + b}{\frac{d\omega_p}{d\omega_p}} = \frac{a}{d}\left(\frac{\omega_n}{\omega_p}\right) + \frac{b}{d}\left(\frac{1}{\omega_p}\right) + \frac{a}{d}$$

$\sim$  pmos current = some constant  $\times \omega_p$

$$t_{pHL} = \frac{a\omega_n + a\omega_p + b}{e\omega_n} = \frac{a}{e}\left(\frac{\omega_p}{\omega_n}\right) + \frac{b}{e}\left(\frac{1}{\omega_n}\right) + \frac{a}{e}$$

$$t_p = \frac{t_{pHL} + t_{pLH}}{2}, \text{ optimize } t_p \text{ wrt } \omega_p$$

$$\frac{\partial t_p}{\partial \omega_p} = 0 \Rightarrow \frac{\partial}{\partial \omega_p} \left( \frac{a}{d} \frac{\omega_n}{\omega_p} + \frac{b}{d} \frac{1}{\omega_p} + \frac{a}{e} \frac{\omega_p}{\omega_n} \right) = 0 \Rightarrow -\frac{a}{d} \frac{\omega_n}{\omega_p^2} - \frac{b}{d} \frac{1}{\omega_p^2} + \frac{a}{e} \frac{1}{\omega_n} = 0$$

$$\Rightarrow -ae\omega_n^2 - b\omega_n + ad\omega_p^2 = 0 \Rightarrow \omega_p = \sqrt{\frac{ae\omega_n^2 + b\omega_n}{ad}}$$

$$\frac{e}{d} \rightarrow \frac{\frac{K_n/L_n \cdot E_{cn}L_n (V_{DD} - V_{TN})^2}{E_{cn}L_n + V_{DD} - V_{TN}}}{\frac{K_p/L_p \cdot E_{cp}L_p + (V_{DD} - V_{TP})^2}{E_{cp}L_p + V_{DD} - V_{TP}}} \approx \frac{K_n}{K_p}$$

$$\omega_p \approx \sqrt{\frac{K_n}{K_p}} \omega_n \rightarrow \text{width optimizes propagation delay}$$

CS Scanned with CamScanner

$$\omega_p = \sqrt{\frac{\mu_n C_{oxn}}{\mu_p C_{oxp}}} \omega_n = \sqrt{\frac{25 \times 834}{9 \times 816}} \omega_p = \sqrt{2.83} \times 0.42$$

$$= 1.68 \times 0.42$$

$$\approx 0.70 \approx 0.84 \mu m$$

CS Scanned with CamScanner

### Analytical Expectation:


From delay models, the propagation delay  $\tau_p$  of a CMOS inverter is approximately given by:

$$\tau_p = k \cdot V_{DD} / (V_{DD} - V_T)^2$$


For sufficiently large  $V_{DD}$ , the dominant term simplifies to:

$$\tau_p \approx 1/V_{DD}$$

Thus, we expect **delay to decrease as  $V_{DD}$  increases**, following an inverse relationship.



- (c) Plot the measured and estimated energy-delay product as a function of  $V_{DD}$ . What is the optimum  $V_{DD}$ ?



Energy delay product (EDP)

$$EDP = PDP \times t_p = \frac{1}{2} C V_{DD}^2 \cdot t_p$$

$$C = C_{total}$$

How does this vary with  $V_{DD}$ ?

For simplicity,  $t_{pLH} = t_{pHL}$  (assumption)

$$t_p \propto \frac{V_{DD} (E_{CL} + V_{DD} - V_T)}{(V_{DD} - V_T)^2}$$

$$EDP \propto \frac{V_{DD}^3 (E_{CL} + V_{DD} - V_T)}{(V_{DD} - V_T)^2}$$

$$\frac{\partial EDP}{\partial V_{DD}} = 0 \Rightarrow V_{DD_{min}} = \frac{5V_T - E_{CL}}{4} + \frac{\sqrt{(5V_T - E_{CL})^2 + 24V_T(E_{CL} - V_T)}}{4}$$

$$\approx 1.4V$$

Scanned with CamScanner

Blue line in estimated and red one is measured values of energy delay products

