

# EE5311 Tutorial2 L.Pradeep EE22B074

1. Size the pMOS transistor so that VOL = 0.1V. Using Ngspice, plot the DC transfer characteristic.



derivative and and low noise margins



$$\frac{(\omega_n)}{(L_n)} \mu_n Cox_n \left( \frac{V_{GS} - V_{Th}}{1 + 64ps} V_{DS} \right) (1 + \lambda V_{OS}) = \frac{\mu_{Plox} \rho}{2} \left( \frac{V_{GS} - V_{tp}}{V_{tp}} \right)^2 \left( 1 + \lambda V_{OS} \right) \times \frac{F_{CPL} + V_{GS}}{V_{tp}}$$

$$= \frac{\mu_{Plox} \rho}{1 + 64ps} \left( \frac{V_{GS} - V_{Th}}{V_{tp}} \right) V_{DS} \left( 1 + \lambda V_{OS} \right) \times \frac{F_{CPL} + V_{CS}}{V_{tp}}$$

$$= \frac{\mu_{Plox} \rho}{1 + 64ps} \left( \frac{V_{GS} - V_{Th}}{V_{tp}} \right) V_{DS} \left( 1 + \lambda V_{OS} \right) \times \frac{F_{CPL} + V_{CS}}{V_{tp}}$$

$$= \frac{\mu_{Plox} \rho}{1 + 64ps} \left( \frac{V_{CS} - V_{Th}}{V_{tp}} \right) V_{DS} \left( 1 + \lambda V_{OS} \right) \times \frac{F_{CPL} + V_{CS}}{V_{tp}}$$

$$25 \times 834 \times 2.8 \left(\frac{1.1}{1.1} \times 0.1 \times \left(\frac{1.018}{1.018}\right) = \frac{9 \times 816}{2} \left(\frac{1.1}{1.1}\right)^{2} \left(\frac{1+0.306}{1+0.306}\right) \times \frac{0.83}{1.93} \left(\frac{(\omega p)}{0.15}\right)$$

for L=0.3 jum

$$\omega_{p} = \frac{0.34 \times 0.42 \times 2}{0.62} = 0.46$$

$$(\omega_{l})_{p} = 1.53$$

Using SPARSE 1.3 as Direct Linear Solver

Reference value : 0.00000e+00

No. of Data Rows : 181

= 7,712411e-01 vil = 1.191576e+00 vih.

= 1.058823e+00

NML: 0.771241 NMH: 0.608424

ngspice 7 -> ■

(a) Find the inverter threshold voltage. (b) Plot the derivative and obtain the high and low noise margins. Do an approximate calculation using the analytical models and compare with the simulated value. (c) Assuming Vin = VDD, find the average power dissipated and compare with the analytically obtained value

a) 
$$V_{inv} = \frac{\sqrt{Kr}}{\sqrt{Kr+1}} (V_{00} - 1V_{rr}) + \frac{V_{TD}}{1 + Kr}$$
 $k_{T} : \frac{K\rho(\omega/L)p}{K_{n}(\omega/L)n} = \frac{1.53x \, 9x \, 816}{2.8 \times 25 \times 824} = \frac{11236}{58.250} = 0.49$ 
 $V_{inv} : \frac{0.42}{1.43} (1.1) + \frac{0.7}{1.42} : \frac{1.18}{1.43} = 0.8 \text{ MeV}$ 

b)  $V_{iH} = V_{fh} + 2V_{out} - \frac{1}{9R_{L}K_{n}(\omega/L)n}$ 
 $= 0.7 + 0.2 - \frac{1}{42 \times 26 \times 10^{3}} \times 0.025 \times 0.0082 + 142.8$ 
 $= 0.7 + 0.2 - \frac{1}{15.17} = 0.9 - 0.06 = 0.84 \text{ V}$ 
 $V_{iL} = V_{fh} + \frac{1}{R_{L}(2K_{n}(\omega/L)n)} = 0.7 + 0.06 = 0.76 \text{ V}$ 

C)  $P_{dis} = V_{in} \, \text{ Tdc} \qquad V_{in} \, \left( \frac{|W|}{|U|} \times \frac{\mu_{D}(av}{2} (V_{Gs} - V_{F})^{2} (1 + \lambda V_{Gs}) \times \frac{ErpL}{RL + V_{Gs}} V_{TD}}{RL + V_{Gs} + V_{TD}} \right)$ 
 $= 1.8 \times \left[ 1.53 \times \frac{9x \, 816}{2} \times 0.62 \times 1.306 \times 1.21 \right] \times 10^{8}$ 
 $= 100 \, \mu \text{ M}$ 
 $= 100 \, \mu \text{ M}$ 


Power according to the simulated is IV

I = 45uA


V=1.8v

Power = 0.8mW

## 2. inverter threshold voltage Vinv = VDD/2. And DC transfer characteristic.



derivative and obtain the noise margins



```
Using SPARSE 1.3 as Direct Linear Solver
Reference value : 0.00000e+00
No. of Data Rows : 181
vil = 7.712492e-01
vih = 1.030598e+00
vm = 9.030870e-01
NML: 0.771249 NMH: 0.769402
ngspice 7 -> ■
```

a) 
$$V_{inv} = \frac{V_{op}/2}{V_{op}-V_{Tel}} + \frac{V_{Th}}{V_{r+1}}$$

$$6.9 \stackrel{\text{LR}}{=} = \frac{1.1 \text{ Kr} + 0.7}{1 + \text{ Kr}} \Rightarrow \frac{0.9 \text{ 0.9}}{1 + 8 + 128 \text{ Kr}} = 1.1 \text{ Kr} + 0.7}$$

$$0.2 \text{ Kr} : 0.2 \Rightarrow \text{ Kr} = \frac{1.21}{0.49} = 246 \text{ Kr} = 1$$


$$\text{Kr} = \text{ Kp}(W/L)p}$$

$$\text{Kn}(W/L)n} \Rightarrow$$


• 
$$\Rightarrow$$
  $(W/L)_{P} = \frac{kn}{kp} (W/L)_{n} = \frac{26x834}{9x816} (W/L)_{n}$   
 $(W/L)_{P} = 2.83(\frac{W}{L})_{n} = 7.9$ 

CS Scanned with CamScanne


(W/L)p is increased by a factor of 10



#### (W/L)p is constant



#### Decreased by a factor of 10



#### • Increasing (W/L)p(W/L)\_p(W/L)p by a factor of 10:


- The PMOS transistor becomes stronger (higher drive current for the same VgsV\_{gs}Vgs).
- The transition region shifts towards lower VinV\_{in}Vin, meaning VinvV {inv}Vinv decreases.
- The slope of the DC transfer characteristic becomes steeper, which may improve noise margins.

#### • Decreasing (W/L)p(W/L)\_p(W/L)p by a factor of 10:

- o The PMOS transistor becomes weaker.
- The transition region shifts towards higher VinV\_{in}Vin, meaning VinvV {inv}Vinv increases.
- The slope of the DC transfer characteristic becomes shallower, reducing noise margins.

In summary, increasing  $(W/L)p(W/L)_p(W/L)p$  shifts the threshold voltage downward, while decreasing it shifts the threshold upward.

DC transfer characteristic for VDD ranging from 0.2V to 1.8V in steps of 0.2V.




## **Evaluating for Different VDDV\_{DD}VDD Values:**

- At very low VDDV\_{DD}VDD (e.g., 0.2V), both NMOS and PMOS may operate in subthreshold regions, leading to a poor transition.
- At higher VDDV\_{DD}VDD (e.g., 1.8V), the transistors operate in strong inversion, leading to a well-defined switching behavior.

# Adjusting (W/L)p(W/L)\_p(W/L)p to Achieve Vinv≈VDD/2V\_{inv} \approx V {DD}/2Vinv≈VDD/2:

- If VinvV\_{inv}Vinv is too high, increase (W/L)p(W/L)\_p(W/L)p to strengthen PMOS.
- If VinvV\_{inv}Vinv is too low, decrease (W/L)p(W/L)\_p(W/L)p to weaken PMOS.

Ids vs Vin for VDD = 0.2,0.8,1.8V.



#### Peak Ids Values

Using SPARSE 1.3 as Direct Linear Solver

No. of Data Rows : 221 imax: 1,19233<u>E</u>-12 2,98999E-11 4,32958E-10