

# SAN JOSÉ STATE UNIVERSITY

# **Department of Computer Engineering**

CMPE-220 Spring 2019 – System Software

Implementation 32 bits RISC CPU Using Verilog

May 2019

By

Rajat Gupta (012538877) Rohith Lukkoor (009746165) Saurabh Mane (012548094) Bapugouda Urf Pradeep Patil (011483277)

# **Table of Contents**

Introduction	3
Implementation and Objectives	4
Project Apporach	5
Methodology and Testcase	7
Testcase 1	8
Findings and Analysis	9
Conclusion	18
Acknowledgement	19
Referances	20
Appendix	20

#### Abstract

This report describes a design methodology of a Reduced Instruction Set Computers (RISC) CPU using Verilog to ease the description, verification, simulation and hardware realization. The RISC processor has fixed-length of 32-bit instructions. The processor is separated into five stages: instruction fetch, register access, ALU, data memory and write back. All the modules in the design are coded in Verilog, as it is very useful tool with its concept of concurrency to cope with the parallelism of digital hardware. The top-level module connects all the stages into a higher level. Once detecting the right approach for input, output, main block and different modules, the Verilog descriptions are run through a Verilog simulator, followed by the timing analysis for the validation, functionality and performance of the designated design that demonstrate the effectiveness of the design. This electronic document outlines the design and implementation of Reduced Instruction Set Computers (RISC) system that perform the basic functions of a computer. RISC CPU deals with a set of instructions to carry out their respective operations through a register file, an arithmetic logic unit, a data memory. Following implementation uses direct reference from "Fundamentals of Computer Architecture and Computer Design" book by Dr. Ahmet Bindal [1].

## Chapter 1. Introduction

This paper will talk about the design aspects of RISC CPU. In this paper simulation of a 32-bit machine code which is stored in the instruction, a register is executed. For this implementation and design, this paper uses Verilog and Model-Sim to code and to simulate the waveforms generated from simulations. The focus of this paper is on 16 instructions, these instructions include logical instruction, arithmetic instructions, and jump and branch instructions. All these 16 instructions have an opcode. The opcode activates series of the control signal to a machine which performs a specific function

RISC is a microprocessor that is designed to perform a smaller number of types of computer instructions so that it can operate at a higher speed. The design discussed here is a simulation of a 32 bits machine code that is stored and executed from the instruction memory and instruction register. We are using Verilog code in Model-Sim to simulate such a machine. Simulation helps us implement any set of instruction required. This project focuses on 16 such instructions. The instructions include basic arithmetic operations, logical operations on data, also branch and jump in the program flow. Each of these instructions are represented by an operation code or OPCODE. The bits from the operation code field of the machine code activate a series of control signals which guide the data path to perform the necessary function.

A processor architecture that shifts the analytical process of a computational task from the execution or runtime to the preparation or compile time. By using less hardware or logic, the system can operate at higher speeds. RISC cuts down on the number and complexity of instructions, on the theory that each one can be accessed and executed faster. This simplification of computer instruction sets gains processing efficiencies. That theme works because all computers and programs execute mostly simple instructions. RISC has five design principles:

- Single-cycle execution, in most traditional central processing unit (CPU) designs, the peak possible execution rate is one instruction per basic machine cycle, and for a given technology, the cycle time has some fixed lower limit.
- Compiler-generated instructions are simple. RISC designs emphasize single-cycle execution, even at the expense of synthesizing multi-instruction sequences for some less-frequent operations.
- Simple instructions, few addressing modes Complex instructions and addressing modes, which entail
- Large number of registers: the RISC design philosophy generally incorporates a larger number of registers to prevent in large amounts of interactions with memory.

## **Chapter 2. Implementation and Objectives**

We make use of Model-Sim Student version [2] to construct a modular Verilog program that comprises of various individual modules of basic digital circuits. Basic elements of the CPU implementation are the three memory components: the instruction memory, the register file, and the data memory. In between these three components are a series of flip flops that allow different instructions to concurrently to maximize the efficiency of the processor.

The whole design comprises of 5 stages which are from Program Counter to Instruction Register, Instruction Memory, ALU, Data Memory and Write Back. In Program Counter, in each clock we provide a new address. Program counter has the selection input in case of branch and jump which makes the counter to provide a new address based on branch and jump input values. This address will go to Instruction Memory in the next step. In Instruction Memory has one input (address from Program Counter) and one output (data in that address in Instruction Memory). This 32-bit data will go to Instruction Register. Instruction Register, divides the 32 bit input data into different parts of each instruction that we have, such as: OPC, RS1, RS2, RD, Immediate value, Immediate value for jump, It also has write back enable and data input from opcode decoder and ALU/Data Memory. Our ALU does the fixed-point calculation and we added two modules for add and multiplication of floating point. Based on the instruction, we may or may not need Data Memory. For example, in case of STORE instruction, our Data Memory is provided with address and data to store the given data in inputted address. Write back into the register file will happen if opcode enable the write back input of register file, which will happen in instruction such as LOAD and ADD.

The instruction memory is comprised of 32 registers with a width of 32 bits. Each register is an address in this memory. This memory outputs data corresponding to the address input. The address input is determined by a connected module that calculates the next instruction of the program counter (PC). That module calculates whether to increment, jump, or skip ahead to future instructions based the signal of the operation decoder. The data from the register is split and fed into various parts of the processor.

The register file is also a register with 32 address spaces each with 32 bits of width. It has two ports to output data into the arithmetic logic unit (ALU) and one input port to store the newly calculated data. Parallel to the register file functions is the operation decoder. It sends signals to the rest of the processor to allow the necessary parts of the data path to flow. After passing from a register after the register file, the ALU is one large module to support various functions. The function used is determined by the control signals outputted from the operation decoder. Modules for floating point addition and multiplication are also implemented parallel to the ALU due to their relative complexity. These three results are multiplexed to allow for the appropriate value and pipelined into the data memory stage.

The Objective of this project is to design and understand the working of 32 bits RISC CPU and its sequential dataflow in Verilog systems. To get hands on designing Verilog systems and simulation the designs to understand the insights of module behavior. Learning and understanding Verilog language and its syntax. Testing individual modules to use them as building blocks of bigger system.

# Architecture.




Figure. Functional block diagram of Data Paths for the Instruction set ADD, LOAD, STORE, MOVE, SLI, SRI, JUMP and BRANCH [1].

## Chapter 3: Approach, Methodology and Testcase

The following figure shows the list of opcodes and their respective binary codes. The MSBs of instruction register hold the instruction opcode. The rest of the bits hold register value and immediate value depending on the instruction as shown in figure 1.




Figure 1 Instruction Register.[1]

OPC	31	30	29	28	27	26	HEX
NOP	0	0	0	0	0	0	00
ADD	0	0	0	0	0	1	01
SUB	0	0	0	0	1	0	02
STORE	0	0	0	0	1	1	03
LOAD	0	0	0	1	0	0	04
MOVE	0	0	0	1	0	1	05
SGE	0	0	0	1	1	0	06
SLE	0	0	0	1	1	1	07
SGT	0	0	1	0	0	0	08
SLT	0	0	1	0	0	1	09
SEQ	0	0	1	0	1	0	0A
SNE	0	0	1	0	1	1	OB

*Table 1. Instructions Opcode* [1]

We implemented two test cases on our code to verify that our code is working. First, we designed a testcase which tests fixed point and floating-point operations and then we implemented the Fig. 6.81 of Fundamental of Computer Architecture book [1].

The register file is also a register with 32 address spaces each with 32 bits of width. It has two ports to output data into the arithmetic logic unit (ALU) and one input port to store the newly calculated data. Parallel to the register file functions is the operation decoder. It sends signals to the rest of the processor to allow the necessary parts of the data path to flow. After passing from a register after the register file, the ALU is one large module to support various functions. The function used is determined by the control signals outputted from the operation decoder.

#### **TESTCASE 1**

Following the example code to verify Add and Subtraction operations.

Instructions code:

// ADD R1, R2, R10

//Hex value is instrMemory[0] = 32'h04225000;

Opcode Rs1 Rs2 R2 Immediate

// SUB R3,R4,R11

// Hex Value is instrMemory[1] = 32'h08645800;

Registers are loaded with following data:

rf[1]<=32'h00000002;

rf[2]<=32'h00000003;

rf[3]<=32'h00000005;

rf[4]<=32'h00000004;

Instruction Memory contains:




Figure 1. Instruction Memory




Figure 2. Data memory





Figure 3. Output Waveform Testcase 2

# **Chapter 4: Analysis, Finding and Results.**




PC	Instruction	Comments
0	LOAD R0, R1, 100	A → Reg [R1]
1	SLI R1, R2, 1	2A → Reg [R2]
2	ADD R1, R2, R3	3A → Reg [R3]
3	SRI R1, R4, 1	0.5A → Reg [R4]
4	BRA R1, 1, 5	If A = 1 then PC + 5 → PC
5	STORE R2, R0, 200	2A → mem [200]
6	ADDI R3, R5, 1	$Z = 3A + 1 \rightarrow Reg [R5]$
7	SUBI R4, R6, 1	$W = 0.5A - 1 \rightarrow Reg [R6]$
8	JUMP 11	11→ PC
9	SUBI R3, R5, 1	$Z = 3A - 1 \rightarrow Reg [R5]$
10	ADDI R4, R6, 1	$W = 0.5A + 1 \rightarrow Reg [R6]$
11	STORE R5, R0, 201	Z→ mem [201]
12	STORE R6, R0, 202	W → mem [202]

Figure 4. Flowchart and example code from [1]

The code from figure 8 can be converted to hex code as follows

6 bits	5 bits	5 bits	5 bits	11 bits	32 bits
Opcode	RS1	RS2	RD	Immediate	Instruction
000100	00000	00001	00000	00001100100	LOAD R0, R1, 100
010011	00000	11110	00000	00000000001	ADDI R0, R30, 1
000000	00000	00000	00000	00000000000	NOP
000000	00000	00000	00000	00000000000	NOP
010001	00001	00010	00000	00000000001	SLI R1, R2, 1
000000	00000	00000	00000	00000000000	NOP
000000	00000	00000	00000	00000000000	NOP
000000	00000	00000	00000	00000000000	NOP
000001	00001	00010	00011	00000000000	ADD R1, R2, R3
010010	00001	00100	00000	00000000001	SRI R1, R4, 1
010110	00001	11110	00000	00000000101	BRA R1, 1, 5
000011	00010	00000	00000	00001001000	STORE R2, R0, 200
010011	00011	00101	00000	00000000001	ADDI R3, R5, 1
010100	00100	00110	00000	00000000001	SUBI R4, R6, 1
010101	00000	00000	00000	00000010011	JUMP 19
000000	00000	00000	00000	00000000000	NOP
010100	00011	00101	00000	00000000001	SUBI R3, R5, 1
010011	00100	00110	00000	00000000001	ADDI R4, R6,1
000000	00000	00000	00000	00000000000	NOP
000000	00000	00000	00000	00000000000	NOP
000011	00010	00000	00000	00001001000	STORE R2, R0, 200
000011	00101	00000	00000	01011001001	STORE R5, R0, 201
000011	00110	00000	00000	01011001010	STORE R6, R0, 202
000000	00000	00000	00000	00000000000	NOP
000000	00000	00000	00000	00000000000	NOP

Following is the view of instruction memory with the above code in it.






Figure 5. Contents of Instruction Memory and Register file

By looking at Fig.8, The flowchart of the path taken in the machine code is for A!=1. (the false case of the branch). A is the data stored in memory address 100 i.e Hexadecimal 16, Y is stored into memory address 200 (2\*A = 0x2C), Z is stored in memory address 201 (3\*A+1 = 0x43),

and W is stored into memory address 202 (0.5A-1 = 0x7). The computed values are stored as follows




Figure 6. Data Memory map [1]


The simulated data memory contents

Memory Data - /dataPath_tb/DUT/mem/dmemory						
210 205	xxxxxxxx		xxxxxxxx			
200	0000002c	xxxxxxx	xxxxxxx	xxxxxxx	xxxxxxx	
195   XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXXX						
Memory Da	la - Jualarati	ı_w/bu i /mei	n/amemory =			
110	xxxxxxxx	xxxxxxx	xxxxxxx	xxxxxxx	xxxxxxx	
105	xxxxxxx xxxxxxx 00000016	xxxxxxx		xxxxxxx	xxxxxxx	

Figure 7. Data memory map from Model-Sim showing memory contents for 100, 200, 201 and 202 which are 0x16, 0x2C, 0x43 and 0x07 respectively.

This 32-bit data will go to Instruction Register. Instruction Register, divides the 32 bit input data into different parts of each instruction that we have, such as: OPC, RS1, RS2, RD, Immediate value, Immediate value for jump, It also has write back enable and data input from opcode decoder and ALU/Data Memory. Our ALU does the fixed-point calculation and we added two modules for add and multiplication of floating point. Based on the instruction, we may or may not need Data Memory. For example, in case of STORE instruction, our Data Memory is provided with address and data to store the given data in inputted address. Write back into the register file will happen if opcode enable the write back input of register file, which will happen in instruction such as LOAD and ADD.

### **Output Wave form**



Output wave for test case 3 in two parts cycle 12 continues in the scation below

## **Chapter 5. Conclusion**

We successfully designed and implemented 32 Bit RISC Processor, Gained valuable experience in Verilog programming and insights of the Model-Sim software. We also represented the data flow in terms of waveforms, also successfully verified the memory contents of both the memory modules. The CPU worked to its specifications. The group learned how to design a RISC CPU from scratch and implement any instruction deemed necessary for operations. Through observing waveforms, the group also learned the movement of data through the five-step pipeline.

# **Chapter 6. Acknowledgement**

We heartedly thank our Professor Lela Mirtskhulava for is extraordinary and insightful classes and constant support encourage learning. We also thank our classmates for all the help and support.

#### References

- [1] "Fundamentals of Computer Architecture and Design", by Dr. Ahmet Bindal.
- [2] Model-Sim Tutorials, by www.tkt.cs
- [3] Robert,E. What is RISC? <a href="https://cs.stanford.edu/people/eroberts/courses/soco/projects/risc/whatis/index.html">https://cs.stanford.edu/people/eroberts/courses/soco/projects/risc/whatis/index.html</a>
- [4] Schmalz, M.S. Organization of Computer Systems: https://www.cise.ufl.edu/~mssz/CompOrg/CDA-proc.html
- [5] "Computer Systems\_ A Programmer" Randal E. Bryant

# Appendix - Verilog code.

. Add 22 h.:	245,000,000,000,100,000,000,000,000
a. Adder 32 bit	24'b0000000000100000000000000000000000000
N. 1 1 /1	DOut <= Drs1 ^ Drs2;
`timescale 1ns / 1ps	// NOT Operation
module Adder(	24'b0000000010000000000000000000000000000
output reg [31:0] DOut,	// LOAD Operation
input [31:0] D1,	24'b000000000000000000001000:
input [31:0] D2,	$DOut \le Drs1 + Dimm;$
input cin	// SGT Operation
);	24'b000000000000000010000000:
always@(*)	$DOut \le (Drs1 > Drs2) ? 1 : 0;$
begin	// SLT Operation
$DOut \le D1 + D2 + cin;$	24'b00000000000000100000000:
end	DOut <= (Drs1 < Drs2) ? 1 : 0;
endmodule	// SGE Operation
Citationale	24'b000000000000000000100000:
	DOut <= (Drs1 >= Drs2) ? 1 : 0;
h Add avaligit	// SLE Operation
b. Add explicit	*
	24'b000000000000000001000000:
`timescale 1ns / 1ps	DOut <= (Drs1 <= Drs2) ? 1 : 0;
module addexp(	// SEQ Operation
input [8:0] in1, in2,	24'b0000000000000010000000000000000000000
output reg [8:0] out	$DOut \le (Drs1 == Drs2) ? 1 : 0;$
);	//SNE Operation
always @ (*)	24'b0000000000000100000000000000000000000
begin	$DOut \le (Drs1 != Drs2) ? 1 : 0;$
out = in1 + in2;	// AND Operation
end	24'b0000000000000100000000000000000000000
endmodule	DOut <= Drs1 & Drs2;
Citationale	DOut <= ~Drs1;
	endcase
c. ALU	endmodule
c. ALO	Chambaule
`timescale 1ns / 1ps	d. Data Memory
module ALU(	d. Data Wellory
output reg [31:0] DOut,	`timescale 1ns / 1ps
input [31:0] Drs1,	
	module dataMemory(
input [31:0] Drs2,	output reg [31:0] DOut,
input [31:0] Dimm,	input [31:0] AIn,
input [23:0] Opc	input [31:0] DIn,
);	input WE);
always@(*)	reg[31:0] dmemory [255:0];
case(Opc)	initial
// NOP and ADD operations	begin
24'b00000000000000000000000000001:	//this part we changed for different test cases
$DOut \le Drs1 + Drs2;$	dmemory[100] = 32'h00000010;
// SUB operation	// in testcase 3 we used 8 and 1
24'b000000000000000000000000000000000000	//dmemory[200] = 32'h00000011;
DOut <= Drs1 - Drs2;	end
// STORE Operation	always@(WE, AIn)
24'b000000000000000000000000000000000000	begin
DOut <= Drs2 + Dimm;	if (WE == 1)
// OR Operation	$dmemory[AIn] \le DIn;$
24'b0000000001000000000000000000000000000	unicinory[Am] \- Dm,
	alca
	else
DOut <= Drs1   Drs2; // XOR Operation	else DOut <= dmemory[AIn]; end

endmodule	wire [31:0] D_reg_d1, D_reg_d2, ain3;
	reg [31:0] data;
e. Data Path	registerFile2 rf (.DOut1(D_reg_d1),
	.DOut2(D_reg_d2),
`timescale 1ns / 1ps	$.AIn1(D_rs1), // rs1$
module DataPath(input reset);	.AIn2(D_rs2), // rs2
reg clk;	.AIn3(ain3), // rd 3 cycles later
initial $clk = 0$ ;	.DIn(data)); // data from WB stage
always #5 clk = ~clk;	wire [31:0] D_alu_1, D_alu_2, D_alu_imm;
wire [31:0] D_pc; // bus between PC and IM	flip_flop #24 rf_phase_opc (.d(opc_rf),
wire [25:0] D_j; // jump bus to extension	.clk(clk),.reset(reset),.q(opc_alu));
wire [23:0] opc_rf, opc_alu;	flip_flop rf_phase_d1 (.d(D_reg_d1),
reg [31:0] D_b; // calculated branch bus	.clk(clk),.reset(reset),.q(D_alu_1));
<del>-</del>	
reg sel_b;	flip_flop rf_phase_d2 (.d(D_reg_d2), // from rf
PC pc (.Count(D_pc), // output to IM	DOut2
.Jump({6'b0, D_j}), // input from IM, extended 6	.clk(clk),.reset(reset),.q(D_alu_2));
bit 0's	flip_flop rf_phase_imm(.d(D_imm),
.Branch(D_b), // input from branch calculation	.clk(clk),.reset(reset), .q(D_alu_imm));
sel_j(opc_rf[20]), // input from opc dec	wire [4:0] rd_rf_alu;
.sel_b(sel_b), // input from opc dec	// arthmitic operations
.clk(clk),	flip_flop #5 rf_phase_rd (.d((opc_rf[3]   opc_rf[4]
.reset(reset));	opc_rf[14]   opc_rf[15]   opc_rf[16]   opc_rf[17]
wire [31:0] D_im;// bus btw IM and Instruction	opc_rf[18]   opc_rf[19]) ? D_rs2 : D_rd),
Register	.clk(clk),
IMemory2 im (.AIn(D_pc), // input from PC	.reset(reset),
.DOut(D_im)); // insert instructions	.q(rd_rf_alu));
// output to InstructionRegister	// comparer for sel_b
wire [5:0] D_opc;// bus to OPC DEC	always@(*)
wire [4:0] D_rs1; // addr bus for rs1	begin
wire [4:0] D_rs2; // addr bus for rs2 or rd in imm	if $(D_{reg_d1} = {\{27\{D_{rs2}[4]\}\}, D_{rs2}\} \&\&$
wire [4:0] D_rd; // addr bus for rd	opc_rf[21])
wire [15:0] D_ab; // ALU or branch bus to	$sel_b <= 1;$
extension	else
InstructionRegister ir (.OPC(D_opc), // to OPC	$sel_b \le 0;$
DEC	end
.RS_RS1(D_rs1), // to RF	// ALU
.RD_RS2(D_rs2), // to RF	wire [31:0] D_alu_val, D_mem_addr, D_dm_imm,
.RD(D_rd), // to mux then flipflop	D_alu_final, D_alu_fmult, D_alu_fadd;
.Imm_J(D_j), // to extension then PC	wire [23:0] opc_dm;
.Imm_AB(D_ab), // to ALU or branch calculation	ALU alu (.DOut(D_alu_val),
.Data(D_im), // input from IM	.Drs1(D_alu_1),
.clk(clk));	.Drs2(D_alu_2),
reg [31:0] D_imm; // signed extended 32 imm for	.Dimm(D_alu_imm),
ALU	.Opc(opc_alu));
always@(*)	wire [31:0] D_mem_in;
begin	mux3to1 floatimplement (.Data(D_alu_final),
$D_{imm} = \{\{16\{D_ab[15]\}\}, D_ab\};$	.D0(D_alu_val), .D1(D_alu_fadd),
end	.D2(D_alu_fmult), .sel(opc_alu[23:22]));
wire [31:0] D_prev_pc;	FloatAdder fadd (.num1(D_alu_1),
flip_flop ir_phase (.d(D_pc), // from PC	.num2(D_alu_2), .sum(D_alu_fadd));
.clk(clk),	floatingmultiplier fmult (.num1(D_alu_1),
.reset(reset),	.num2(D_alu_2), .product(D_alu_fmult));
.q(D_prev_pc));	flip_flop #24 alu_phase_opc (.d(opc_alu),
always@(*)	.clk(clk),
begin	.reset(reset),
D_b <= D_prev_pc + D_imm;	.q(opc_dm));
end	flip_flop alu_phase_rs1 (.d(D_alu_1),.clk(clk),
// RF	reset(),
OPC_Decoder decoder (.D(opc_rf),	.q(D_mem_in));
.Opcode(D_opc));	flip_flop alu_phase_imm (.d(D_alu_imm),
. Openation _ open,	111p_110p ara_pirase_mmi (.a(D_ara_mmi),

```
f.
.clk(clk),
                                                                   Data Path Test bench
.reset(reset),
.q(D dm imm));
                                                          `timescale 1ns / 1ps
flip_flop alu_phase_alu (.d(D_alu_final),
                                                          module dataPath_tb;
                                                          reg reset;
.clk(clk),
                                                          DataPath TESTCASE 3 (reset);
.reset(reset),
.q(D_mem_addr)); // to data mem
wire [31:0] rd_alu_dm;
                                                          always
flip_flop alu_phase_rd (.d(rd_rf_alu),
                                                            begin
.clk(clk),
                                                            reset = 1;
.reset(reset),
                                                            #5
.q(rd alu dm));
                                                            reset = 0;
                                                            #250
// DM
wire [31:0] D mem out, D move, D movei,
                                                             $display("Finished");
D_mem, D_alu;
                                                             $stop;
dataMemory mem (.DOut(D_mem_out),
                                                            end
.AIn(D_mem_addr),
                                                          endmodule
.DIn(D_mem_in),
.WE(opc_dm[2]));
wire [23:0] opc_wb;
flip_flop #24 dm_phase_opc (.d(opc_dm),
                                                                   Multiplexer
                                                          g.
.clk(clk),
.reset(reset),
                                                          `timescale 1ns / 1ps
.q(opc_wb));
                                                          module expaddadjust(
flip_flop dm_phase_rs1 (.d(D_mem_in),
                                                          input [7:0] exp,
.clk(clk),
                                                          input [5:0] adjust,
.reset(reset),
                                                          input zero,
                                                          output reg [7:0] finalexp
.q(D move));
flip_flop dm_phase_imm (.d(D_dm_imm),
                                                            );
                                                          always @ (*)
.clk(clk),
.reset(reset),
                                                            begin
.q(D movei));
                                                               if (zero)
flip_flop dm_phase_mem (.d(D_mem_out),
                                                                 begin
                                                                    finalexp \leq 8'b0;
.clk(clk).
.reset(reset),
                                                                 end
.q(D_mem));
                                                               else
flip_flop dm_phase_alu (.d(D_mem_addr),
                                                                 begin
                                                                    if(adjust[5])
.clk(clk),
.reset(reset),
                                                                      begin
                                                                      finalexp \le exp - \{4b0,adjust[4:0]\};
.q(D_alu);
flip_flop dm_phase_rd (.d(rd_alu_dm),
.clk(clk),
                                                                    else
.reset(reset),
                                                                      begin
.q(ain3));
                                                                      finalexp \le exp + \{4'b0,adjust[4:0]\};
always@(*)
case(opc_wb)
                                                                 end
// move to write back
                                                            end
24'b000000000000000000010000:
                                                          endmodule
data <= D move;
// select movei to write back
      Flipflop
                                                          h.
data <= D movei;
// select data mem to write back
                                                          input [7:0] exp.
24'b0000000000000000000001000:
                                                          input [5:0] adjust,
data <= D mem;
                                                          input zero,
default: data <= D_alu;
                                                          output reg [7:0] finalexp
endcase
                                                            );
endmodule
                                                          always @ (*)
                                                            begin
```

```
if (zero)
                                                            j.
                                                                      Float add Calculation
       begin
         finalexp \leq 8'b0;
                                                             `timescale 1ns / 1ps
                                                             module floatcalcadd(
       end
     else
                                                             input [23:0] larger, smaller,
       begin
                                                             input parity, //sign bits xor'd
         if(adjust[5])
                                                             output reg [24:0] sum //to handle in case of
            begin
                                                             overflow
            finalexp \le exp - \{4'b0,adjust[4:0]\};
                                                             );
                                                             always @ (*)
            end
          else
                                                               begin
                                                                  if (parity == 0)
            finalexp \leq exp + {4'b0,adjust[4:0]};
                                                                    begin
                                                                    sum = larger + smaller;
       end
                                                                    end
  end
                                                                  else
endmodule
                                                                    begin
                                                                    sum = larger - smaller;
                                                                    end
i.
         Add Floating Point
                                                               end
                                                                endmodule
`timescale 1ns / 1ps
module FloatAdder(
input [31:0] num1, num2,
                                                             k.
                                                                      Float Compare
output [31:0] sum);
                                                             `timescale 1ns / 1ps
wire sign, s, zero;
                                                             module floatcmp(
wire [7:0] dexp, baseexp;
                                                             input [31:0] num1, num2,
wire [22:0] preshiftlower, higher;
                                                             output reg sign, s,
wire [23:0] shiftedlower, prenormsum;
                                                             output reg [7:0] dexp);
wire [5:0] shift;
                                                                    always @ (*)
floatcmp FC(.num1(num1), .num2(num2),
.sign(sign), .s(s),
                                                              s = (num2[30:0] > num1[30:0]);
                                                             sign = (num2[30:0] > num1[30:0]) ? num2[31] :
.dexp(dexp));
                                                             num1[31];
floatmux #8 MUXEXP (.in0(num1[30:23]),
                                                             dexp = (s) ? (num2[30:23]-num1[30:23]) :
.in1(num2[30:23]), .out(baseexp), .sel(s));
                                                             (num1[30:23]-num2[30:23]);
floatmux #23 LOWER (.in0(num2[22:0]),
                                                               end
.in1(num1[22:0]), .out(preshiftlower), .sel(s));
                                                                endmodule
floatmux #23 UPPER (.in0(num2[22:0]),
.in1(num1[22:0]), .out(higher), .sel(\sim s));
floatmux #1 SIGN (.in0(num1[31]),
                                                             1.
                                                                      Floating point Multiplier
.in1(num2[31]), .out(sum[31]), .sel(s));
floatshift FS (.in ({1'b1, preshiftlower}),
                                                             module floatingmultiplier(
                                                             input [31:0] num1, num2,
.shift(dexp), .out(shiftedlower));
floatcalcadd FCA (.larger({1'b1, higher}),
                                                             output [31:0] product
.smaller(shiftedlower),
                                                               );
.parity(~(num1[31]^num2[31])),
                                                             wire [31:0] out;
.sum(prenormsum));
                                                             wire [8:0] realexp1;
//XNOR to check to see if they're equal in
                                                             wire [8:0] realexp2;
positive/negative
                                                             wire [8:0] preshiftexp;
normalizeadd NA(.in(prenormsum), .shift(shift),
                                                             wire [5:0] shift;
.out(sum[22:0]), .zero(zero));
                                                             wire [8:0] prerealexp;
expaddadjust EA(.exp(baseexp), .adjust(shift),
                                                             wire valid;
.zero(zero), .finalexp(sum[30:23]));
                                                             wire [47:0] fracprod;
endmodule
                                                             multsign MS1(.sign1(num1[31]),
                                                             .sign2(num2[31]), .signout(out[31])); //figure out
                                                             positive/negative
```

```
realexp RE1(.in({1'b0,num1[30:23]}),
                                                              initial
.out(realexp1));
                                                              begin
realexp RE2(.in({1'b0,num2[30:23]}),
                                                              instrMemory[0] = 32'h10010064; //load r0, r1,
.out(realexp2));
addexp AE1(.in1(realexp1), .in2(realexp2),
                                                             instrMemory[1] = 32'h4C1E0008; //addi r0, r30,
.out(preshiftexp));
                                                           8 we can use nop here. This was for testing the
normmultexp NME(.num1(preshiftexp),
                                                           branch.
.num2(shift), .out(prerealexp));
                                                             instrMemory[2] = 32'h00000000; //nop
realmultexp RME(.in(prerealexp),
                                                             instrMemory[3] = 32'h00000000; //nop
.out({valid,out[30:23]}));
                                                             instrMemory[4] = 32'h44220001; //sli r1, r2, 1
fmtocpu FTC(.in(out), .invalid(valid),
                                                             instrMemory[5] = 32'h00000000; //nop
.product(product));
                                                             instrMemory[6] = 32'h00000000; //nop
fracmult FM(.num1({1'b1, num1[22:0]}),
                                                             instrMemory[7] = 32'h00000000; //nop
.num2({1'b1, num2[22:0]}), .product(fracprod));
                                                             instrMemory[8] = 32'h04221800; //add r1, r2, r3
truncmult TM(.num(fracprod),
                                                             instrMemory[9] = 32'h48240001; //sri r1, r4, 1
.truncated(out[22:0]), .shift(shift));
                                                             instrMemory[10] = 32'h58280005; //bra r1, 8, 5
endmodule
                                                             instrMemory[11] = 32'h0c4000c8; //store r2, r0,
                                                           200
                                                             instrMemory[12] = 32'h4c650001; //addi r3, r5,
        Floating Mux
                                                             instrMemory[13] = 32'h50860001; //subi r4, r6,
m.
`timescale 1ns / 1ps
                                                             instrMemory[14] = 32'h54000013; //jump 19
module floatmux #(parameter WIDTH=32)(
                                                             instrMemory[15] = 32'h00000000; //nop
input [WIDTH-1:0] in0, in1,
                                                             instrMemory[16] = 32'h50650001; //subi r3, r5,
input sel,
output reg [WIDTH-1:0] out
                                                             instrMemory[17] = 32'h4C860001; //addi r4, r6,
  );
always @ (*)
                                                             instrMemory[18] = 32'h00000000; //nop
  begin
                                                             instrMemory[19] = 32'h0ca000c9; //store r5, r0,
    out = (sel) ? in1 : in0;
                                                           201
                                                             instrMemory[20] = 32'h0cc000ca; //store r6, r0,
endmodule
                                                           202
                                                             instrMemory[21] = 32'h00000000; //nop
                                                             instrMemory[22] = 32'h00000000; //nop
        Floating Point shift
                                                             instrMemory[23] = 32'h00000000; //nop
n.
                                                             instrMemory[24] = 32'h00000000; //nop
`timescale 1ns / 1ps
                                                             end
module floatshift(
                                                           always @ (*)
input [23:0] in, //when instantiated, 1 will be
                                                           begin
concatenated with input
                                                             DOut = instrMemory [AIn];
input [7:0] shift,
output reg [23:0] out
                                                           endmodule
  );
always @(*)
  begin
                                                                   Instruction Register
                                                           p.
    out = in >> shift;
  end
                                                           `timescale 1ns / 1ps
endmodule
                                                           module InstructionRegister(
                                                             output reg[5:0] OPC,
        Instruction Memory
                                                             output reg[4:0] RS RS1,
// for testcase 3 with value 8 in data memory
                                                             output reg[4:0] RD RS2,
   timescale 1ns / 1ps
                                                             output reg[4:0] RD,
   module IMemory(AIn, DOut);
                                                             output reg[25:0] Imm J,
                                                                                        // immediate value
   input [31:0] AIn;
                                                           for jump
   output reg [31:0] DOut;
                                                             output reg[15:0] Imm_AB, // immediate value
   reg [31:0] instrMemory [31:0];
                                                           for ALU or branch
                                                             input [31:0] Data,
```

```
endmodule
  input clk
  always@(posedge clk)
                                                                      Normalize adder
  begin
                                                            t.
     OPC <= Data[31:26];
     RS_RS1 <= Data[25:21];
                                                            `timescale 1ns / 1ps
     RD_RS2 <= Data[20:16];
                                                            module normalizeadd(
     RD <= Data[15:11];
                                                            input [24:0] in,
     Imm_J <= Data[25:0];
                                                            output reg [5:0] shift,
                                                            output reg [22:0] out,
     Imm_AB <= Data[15:0];
  end
                                                            output reg zero
endmodule
                                                               );
                                                            integer n = 0;
        Sign Multiplication
                                                            integer i = 0;
q.
                                                            reg [24:0] preshift;
module multsign(
                                                            always @ (in)
input sign1, sign2,
                                                            begin
output reg signout
                                                               if (in == 0)
                                                                 begin
  );
always @ (*)
                                                                    zero = 1;
begin
                                                                    out = in [22:0];
  signout = sign1 ^ sign2;
                                                                 end
end
endmodule
                                                               else
                                                                 begin //need separate case to handle any
                                                            needed shift right
        Multiplexer 2to1
                                                                 zero = 0;
r.
                                                                 if (in[24])
`timescale 1ns / 1ps
                                                                    begin
module mux2to1(
                                                                      shift = -1;
  output reg[31:0] Data,
                                                                      preshift = in >> 1;
  input [31:0] D0, D1,
                                                                      out = preshift[22:0];
  input sel
                                                                    end
                                                                 else if (in[23])
  );
  always@(*)
                                                                    begin
  Data = sel ? D1 : D0;
                                                                      shift = 0;
endmodule
                                                                      out = in [22:0];
                                                                    end
                                                                 else
        Mux 3to1
                                                                    begin
                                                                      for (i = 0; i < 23; i = i + 1)
`timescale 1ns / 1ps
                                                                         begin
                                                                         if (in[i])
module mux3to1(
                                                                           begin
  output reg[31:0] Data,
                                                                           shift = 23-i;
  input [31:0] D0,
                                                                           end
  input [31:0] D1,
                                                                         end
  input [31:0] D2,
                                                                         preshift = in << shift;</pre>
  input [1:0] sel
                                                                         out = preshift[22:0];
                                                                    end
  always@(*)
                                                                 end
  begin
                                                            end
  case(sel)
                                                            endmodule
  2'b00: Data <= D0;
  2'b01: Data <= D1:
  2'b10: Data <= D2;
                                                                     Normalized Multiplier
                                                            u.
  2'b11: Data <= 32'b0;
  endcase
                                                            `timescale 1ns / 1ps
  end
                                                            module normalmult(
```

```
input [24:0] in,
                                            5'h07: D = 24'b00000000000000001000000;
input [5:0] shift,
                                         // sle
output reg [22:0] frac,
                                            5'h08: D = 24'b000000000000000100000000;
output reg [5:0] expchange
                                         // sgt
                                            5'h09: D = 24'b000000000000001000000000;
 ):
always @ (*)
                                         // slt
                                            begin
   frac = (in[0])? (in[23:1] + 1): in[23:1];
                                         // seq
   expchange = 47 - shift;
                                            end
                                         // sne
endmodule
                                            // and
                                            Normalized Exponential
v.
                                         // or
                                         `timescale 1ns / 1ps
module normmultexp(
                                         input [8:0] num1,
                                         5'h10: D = 24'b0000000010000000000000000000; //
input [5:0] num2,
                                         movei
output reg [8:0] out
                                         5'h11: D = 24'b000000010000000000000000; // sli
                                         5'h12: D = 24'b000000100000000000000000; // sri
 );
                                         5'h13: D = 24'b000001000000000000000000000000; //
always @ (*)
                                         5'h14: D = 24'b000010000000000000000000000000; //
 begin
   if (num2[5])
                                         subi
                                         begin
      out = num1 + 1;
                                         jump
    end
                                         5'h16: D = 24'b001000000000000000000000000000; //
   else
                                         branch
     begin
                                         out = num1 - \{3'b000, num2\};
                                         addf
                                         end
                                         mulf
endmodule
                                         endcase
                                         endmodule
ab. Opcode Decoder
                                         ac. Output flow
module OPC_Decoder(
 output reg [23:0] D,
                 // temporary width
                                         `timescale 1ns / 1ps
 input [5:0] Opcode
                                         module fmtocpu(
                                         input [31:0]in,
 always@(Opcode)
                                         input invalid,
 case(Opcode)
                                         output reg [31:0] product
   );
// nop
   always @ (*)
                                         begin
// add
   product = (invalid) ? 32'b1 : in;
// sub
                                         end
   endmodule
   ad. Program counter
                                           module PC(
// load
                                           output reg[31:0] Count,
   5'h05: D = 24'b000000000000000000010000;
// move
                                           input [31:0] Jump,
   5'h06: D = 24'b000000000000000000100000;
                                           input [31:0] Branch,
// sge
                                           input sel_j,
                                           input sel_b,
```

input clk,	$DOut1 \le rf[AIn1];$
input reset );	$DOut2 \le rf[AIn2];$
wire $[1:0]$ sel = $\{$ sel_j, sel_b $\};$	rf[AIn3] <= (AIn3) ? DIn : 0; //to handle rf[0]
always@(posedge clk, posedge reset)	is always 0
begin	end
if (reset)	endmodule
Count <= 0;	ai. Shifter
else	`timescale 1ns / 1ps
begin	module Shifter(
casex(sel)	output reg [31:0] DOut,
2'b00: Count <= Count + 1;	input signed [31:0] D1,
2'bx1: Count <= Count + 1; 2'bx1: Count <= Branch;	input signed [31:0] D1,
2'b10: Count <= Jump;	input SLI,
default: Count <= Count + 1;	input SRI
endcase	);
end	wire $[1:0]$ shift = $\{SLI, SRI\}$ ;
end	always@(*)
endmodule	begin
af. Real exponent	case(shift)
	2'b01: DOut <= D1 >>> D2;
`timescale 1ns / 1ps	2'b10: DOut <= D1 << D2;
module realexp(	endcase
input [8:0] in,	end
output reg [8:0] out);	endmodule
output leg [0.0] out),	ak. Truncate Multiply
always @(*)	`timescale 1ns / 1ps
	•
begin	module truncmult(
out = in - 127;	input [47:0] num,
end	output reg [22:0] truncated,
endmodule	output reg [5:0] shift
	);
ag. Real Multiplication	reg [47:0] shiftedfrac;
`timescale 1ns / 1ps	integer $i = 0$ ;
module realmultexp(	always @ (*)
input [8:0] in,	begin
output reg [8:0] out);	if (num[47])
	begin
reg [8:0] signout;	shift = -1;
reg [o.o] signout,	truncated = $num[46:24]$ ;
always @ (*)	end
· · · · · · · · · · · · · · · · · · ·	
begin	else if (num[46])
signout = in + 127;	begin
out = signout [7:0];	
end	shift = 0;
endmodule	truncated = num[45:23];
	end
ah. Register File	else
`timescale 1ns / 1ps	begin
module registerFile(	for $(i = 0; i < 46; i = i + 1)$
output reg[31:0] DOut1,	begin
output reg[31:0] DOut2,	if(num[i]==1)
input [4:0] AIn1,	begin shift = $i$ ;
input [4:0] AIn2,	end
=	end
input [4:0] AIn3,	
input [31:0] DIn	shift = 46 - i;
);	shiftedfrac = num << i;
	truncated = shiftedfrac[46:24];
reg [31:0] rf [31:0];	end
always@(*)	end
begin	endmodule