MAX20303

Wearable Power Management Solution

General Description

The MAX20303 is a highly integrated and programmable power management solution designed for ultra-low-power wearable applications. It is optimized for size and efficiency to enhance the value of the end product by extending battery life and shrinking the overall solution size. A flexible set of power-optimized voltage regulators, including multiple bucks, boost, buck-boost, and linear regulators, provides a high level of integration and the ability to create a fully optimized power architecture. The quiescent current of each regulator is specifically suited for 1µA (typ) to extend battery life in always-on applications.

The MAX20303 includes a complete battery management solution with battery seal, charger, power path, and fuel gauge. Both thermal management and input protection are built into the charger.

The device also includes a factory programmable button controller with multiple inputs that are customizable to fit specific product UX requirements.

Three integrated LED current sinks are included for indicator or backlighting functions, and an ERM/LRA driver with automatic resonance tracking is capable of providing sophisticated haptic feedback to the user.

The device is configurable through an I²C interface that allows for programming various functions and reading device status, including the ability to read temperature and supply voltages with the integrated ADC.

This device is available in a 56-bump, 0.5mm pitch $3.71 \text{mm} \times 4.21 \text{mm}$, wafer-level package (WLP) and operates over the -40°C to +85°C extended temperature range.

Applications

- Wearable Devices
- IoT

Ordering Information appears at end of data sheet.

Benefits and Features

- Extend Battery Use Time Between Battery Charging
 - 2 x Micro-I_O Buck Regulators (<1µA I_O (typ) Each)
 - · 220mA Output
 - Buck1: 0.8V to 2.375V in 25mV Steps
 - Buck2: 0.8V to 3.95V in 50mV Steps
 - Micro-I_Q LV LDO/Load Switch (1µA I_Q (typ))
 - 1.16V to 2.0V Input Voltage
 - 50mA Output
 - · 0.5V to 1.95V Output, 25mV Steps
 - Micro-I_Q LDO/Load Switch (1µA I_Q (typ))
 - 1.71V to 5.5V Input Voltage
 - · 100mA Output
 - 0.9V to 4V, 100mV Steps
 - Micro-I_O Buck-Boost Regulator (1.3µA I_O (typ))
 - · 250mW Output
 - 2.5V to 5V in 100mV Steps
- Easy-to-Implement Li+ Battery Charging
 - · Wide Fast Charge Current Range: 5mA to 500mA
 - · Smart Power Selector
 - 28V/-5.5V Tolerant Input
 - Programmable JEITA Current/Voltage Profiles
- Minimize Solution Footprint Through High Integration
 - · Safe Output LDO
 - 15mA When CHGIN Present
 - 5V or 3.3V
 - Haptic Driver
 - ERM/LRA Driver with Quick Start And Breaking
 - Automatic Resonance Tracking (LRA only)
- Support Wide Variety of Display Options
 - Micro-I_O Boost Regulator (2.4µA I_O (typ))
 - · 300mW Output
 - 5V to 20V in 250mV Step
 - · 3 Channel Current Sinks
 - · 20V Tolerant
 - Programmable from 0.6 to 30mA
- Optimize System Control
 - · Power-On/Reset Controller
 - · Programmable Push-Button Controller
 - · Programmable Supply Sequencing
 - · Factory Shelf Mode
 - On-Chip Voltage Monitor Multiplexer and Analogto-Digital Converter (ADC)



TABLE OF CONTENTS

General Description	
Applications	1
Benefits and Features	1
Absolute Maximum Ratings	12
Package Thermal Characteristics	12
Electrical Characteristics	12
Typical Operating Characteristics	34
Bump Configuration	40
Bump Description	
Typical Application Diagram	43
Detailed Description	44
Power Regulation	44
Power Switch and Reset Control	44
Power Sequencing	53
Current Sink	54
System Load Switch	54
Smart Power Selector	54
Input Limiter	54
SAR ADC/Monitor MUX	55
JEITA Monitoring with Charger Control	55
Haptic Driver	55
ERM	57
LRA	57
Driver Amplitude	57
Automatic Level Compensation	57
Haptic UVLO	57
Vibration Timeout	57
Overcurrent/Thermal Protection	57
Haptic Driver Lock	58
Interface Modes	58
Pure-PWM (PPWM)	58
Real-Time I ² C (RTI ² C)	58
External Triggered Stored Pattern (ETRG)	58
RAM Stored Haptic Pattern (RAMHP)	58
Fuel Gauge	61
ModelGauge Theory of Operation	61
Fuel-Gauge Performance	61
Battery Voltage and State of Charge	62

TABLE OF CONTENTS (CONTINUED)	
Temperature Compensation	
Impact of Empty-Voltage Selection	
Battery Insertion	
Battery Insertion Debounce	
Battery Swap Detection	
Quick-Start	
Power-On Reset (POR)	
Hibernate Mode	
Alert Interrupt	
Sleep Mode	
I ² C Interface	
Applications Information	63
I ² C Interface	
Start, Stop, And Repeated Start Conditions	
Slave Address	
Bit Transfer	
Single-Byte Write	
Burst Write	
Single Byte Read	
Burst Read	
Acknowledge Bits	
Application Processor Interface	67
AP Write	67
AP Read	67
AP Launch	67
Write-Protected Commands and Fields	67
Direct Access I ² C Register Map	68
Direct Access I ² C Register Descriptions	70
Interrupt Registers	
Status Registers	
Interrupt Mask Registers	
AP Interface Registers	
LDO Direct Register	
MPC Direct Registers	
Haptic RAM Registers	
LED Direct Registers	
Haptic Direct Registers	
AP Command Register Descriptions	

TABLE OF CONTENTS (CONTINUED)	
GPIO Config Commands	
Input Current Limit Commands	
Thermal Shutdown Configuration Commands	
Charger Configuratoin Commands	
Boost Configuration Commands	
Buck Configuration Commands	
LDO Configuration Commands	112
Charge Pump Configuration Commands	116
SFOUT Configuration Commands	117
MON Mux Configuration Commands	119
Buck-Boost Configuration Commands	121
Haptic Configuration Commands	124
Power and Reset Commands	
Register Summary	140
VCELL Register (0x02)	140
SOC Register (0x04)	140
MODE Register (0x06)	140
VERSION Register (0x08)	140
Fuel Gauge I ² C Registers	140
HIBRT Register (0x0A)	141
CONFIG Register (0x0C)	141
VALRT Register (0x14)	142
CRATE Register (0x16)	142
VRESET/ID Register (0x18)	142
STATUS Register (0x1A)	143
Reset Indicator:	143
Alert Descriptors:	143
Enable or Disable VRESET Alert:	143
TABLE Registers (0x40 to 0x7F)	143
CMD Register (0xFE)	143
Ordering Information	146
Chip Information	
Package Information	146
Revision History	147

LIST OF FIGURES	
Figure 1a. PwrRstCfg = 0000 or 0001	45
Figure 1b. PwrRstCfg = 0010 or 0011	46
Figure 1c. PwrRstCfg = 0100 or 0101	47
Figure 1d. PwrRstCfg = 0110	48
Figure 1e. PwrRstCfg = 0111	49
Figure 1f. PwrRstCfg = 1000	50
Figure 2. The full MAX20303 Boot Sequence	52
Figure 3. Reset Sequence Programming	53
Figure 4a. Sample JEITA Pre Charge Profile	55
Figure 4b. Sample JEITA Fast Charge Profile	55
Figure 4c. Sample JEITA Maintain Charge Profile	56
Figure 5. Charger State Diagram	56
Figure 6. Read and Write Processes for RAM	59
Figure 7a. Sample Pattern Stored in RAM	61
Figure 7b. Haptic Driver Output of Stored Pattern	61
Figure 8. I ² C START, STOP and REPEATED START Conditions	63
Figure 9. Write Byte Sequence	64
Figure 10. Burst Write Sequence	65
Figure 11. Read Byte Sequence	65
Figure 12. Burst Read Sequence	66
Figure 13. Acknowledge	66
Figure 14. Executing a Write Opcode and Reading the MAX20303 Response	67
Figure 15. Executing a Read Opcode and Reading the MAX20303 Response	67
Figure 16. MODE Register Format	
Figure 17. HIBRT Register Format	
Figure 18. CONFIG Register Format	
Figure 19. VALRT Register Format	142
Figure 20. VRESET/ID Register Format	142
Figure 21. STATUS Register Format	143

LIST OF TABLES	
Table 1. PwrRstCfg Settings	51
Table 2. SAR ADC Full-Scale Voltages and Conversions	55
Table 3. RAMHP Pattern Storage Format	60
Table 4. HardwareID Register (0x00)	70
Table 5. FirmwareID Register (0x01)	70
Table 6. Int0 Register (0x03)	70
Table 7. Int1 Register (0x04)	70
Table 8. Int2 Register (0x05)	71
Table 9. Status0 Register (0x06)	71
Table 10. Status1 Register (0x07)	72
Table 11. Status2 Register (0x08)	73
Table 12. Status3 Register (0x09)	73
Table 13. SystemError Register (0x0B)	74
Table 14. IntMask0 Register (0x0C)	75
Table 15. IntMask1 Register (0x0D)	76
Table 16. IntMask2 Register (0x0E)	77
Table 17. APDataOut0 Register (0x0F)	78
Table 18. APDataOut1 Register (0x10)	78
Table 19. APDataOut2 Register (0x11)	78
Table 20. APDataOut3 Register (0x12)	78
Table 21. APDataOut4 Register (0x13)	78
Table 22. APDataOut5 Register (0x14)	79
Table 23. APDataOut6 Register (0x15)	79
Table 24. APCmdOut Register (0x17)	79
Table 25. APResponse Register (0x18)	79
Table 26. APDataIn0 Register (0x19)	79
Table 27. APDataIn1 Register (0x1A)	79
Table 28. APDataIn2 Register (0x1B)	80
Table 29. APDataIn3 Register (0x1C)	80
Table 30. APDataIn4 Register (0x1D)	80
Table 31. APDataIn5 Register (0x1E)	80
Table 32. LDODirect Register (0x20)	80
Table 33. MPCDirectWrite Register (0x21)	81
Table 34. MPCDirectRead Register (0x22)	81
Table 35. HptRAMAddr Register (0x28)	82

LIST OF TABLES (CONTINUED)		
Table 36. HptRAMDataH Register (0x29)	82	
Table 37. HptRAMDataM Register (0x2A)	82	
Table 38. HptRAMDataL Register (0x2B)	82	
Table 39. LEDStepDirect Register (0x2C)	83	
Table 40. LED0Direct Register (0x2D)	83	
Table 41. LED1Direct Register (0x2E)	84	
Table 42. LED2Direct Register (0x2F)	84	
Table 43. HptDirect0 Register (0x30)	85	
Table 44. HptDirect1 Register (0x31)	86	
Table 45. HptRTI2CAmp Register (0x32)	87	
Table 46. HptPatRAMAddr Register (0x33)	87	
Table 47. 0x01 – GPIO_Config_Write	88	
Table 48. GPIO_Config_Write Response	89	
Table 49. 0x02 – GPIO_Config_Read	89	
Table 50. GPIO_Config_Read Response	89	
Table 51. 0x03 – GPIO_Control_Write	89	
Table 52. GPIO_Control_Write Response	90	
Table 53. 0x04 – GPIO_Control_Read	90	
Table 54. GPIO_Control_Read Response	90	
Table 55. 0x06 – MPC_Config_Write	90	
Table 56. MPC_Config_Write Response	92	
Table 57. 0x07 – MPC_Config_Read	92	
Table 58. MPC_Config_Read Response	92	
Table 59. 0x10 – InputCurrent_Config_Write	93	
Table 60. InputCurrent_Config_Write Response	93	
Table 61. 0x11 – InputCurrent_Config_Read	93	
Table 62. InputCurrent_Config_Read Response	94	
Table 63. 0x12 – ThermalShutdown_Config_Read	94	
Table 64. ThermalShutdown_Config_Read Response	94	
Table 65. 0x14 – Charger_Config_Write	95	
Table 66. Charger_Config_Write Response	97	
Table 67. 0x15 – Charger_Config_Read	97	
Table 68. Charger_Config_Read Response	97	
Table 69. 0x16 – ChargerThermalLimits_Config_Write	98	
Table 70. ChargerThermalLimits_Config_Write Response	98	

LIST OF TABLES (CONTINUED)		
Table 71. 0x17 – ChargerThermalLimits_Config_Read		
Table 72. ChargerThermalLimits_Config_Read Response	99	
Table 73. 0x18 – ChargerThermalReg_Config_Write	99	
Table 74. ChargerThermalReg_Config_Write Response	102	
Table 75. 0x19 – ChargerThermalReg_Config_Read	102	
Table 76. ChargerThermalReg_Config_Read Response	102	
Table 77. 0x1A – Charger_ControlWrite	102	
Table 78. Charger_ControlWrite Response	102	
Table 79. 0x1B – Charger_ControlRead	103	
Table 80. Charger_Control_Read Response	103	
Table 81. 0x1C – Charger_ JEITAHyst_ControlWrite	103	
Table 82. Charger_JEITAHyst_ControlWrite Response	103	
Table 83. Charger_JEITAHyst_ControlRead	103	
Table 84. Charger_JEITAHyst_ControlRead Response	103	
Table 85. 0x30 – Bst_Config_Write	104	
Table 86. Bst_Config_Write Response	105	
Table 87. 0x31 – Bst_Config_Read	105	
Table 88. Bst_Config_Read Response	105	
Table 89. 0x35 – Buck1_Config_Write	106	
Table 90. Buck1_Config_Write Response	107	
Table 91. 0x36 – Buck1_Config_Read	107	
Table 92. Buck1_Config_Read Response	108	
Table 93. 0x37 – Buck1_DVSConfig_Write	108	
Table 94. Buck1_DVSConfig_Write Response	109	
Table 95. 0x3A – Buck2_Config_Write	109	
Table 96. Buck2_Config_Write Response		
Table 97. 0x3B – Buck2_Config_Read		
Table 98. Buck2_Config_Read Response		
Table 99. 0x3C - Buck2_DVSConfig_Write		
Table 100. Buck2_DVSConfig_Write Response		
Table 101. 0x40 – LDO1_Config_Write		
Table 102. LDO1_Config_Write Response		
Table 103. 0x41 – LDO1_Config_Read		
Table 104. LDO1_Config_Read Response		
Table 105. 0x42 – LDO2 Config Write		

LIST OF TABLES (CONTINUED)	
Table 106. LDO2_Config_Write Response	
Table 107. 0x43 – LDO2_Config_Read	
Table 108. LDO2_Config_Read Response	
Table 109. 0x46 – ChargePump_Config_Write	
Table 110. ChargePump_Config_Write Response	
Table 111. 0x47 – ChargePump_Config_Read	
Table 112. ChargePump_Config_Read Response	
Table 113. 0x48 – SFOUT_Config_Write	
Table 114. SFOUT_Config_Write Response	
Table 115. 0x49 – SFOUT_Config_Read	
Table 116. SFOUT_Config_Read Response	
Table 117. 0x50 – MONMux_Config_Write	
Table 118. MONMux_Config_Write Response	
Table 119. 0x51 – MONMux_Config_Read	
Table 120. MONMux_Config_Read Response	120
Table 121. 0x53 – ADC_Measure_Launch	120
Table 122. ADC_Measure_Launch Response	120
Table 123. 0x70 – BBst_Config_Write	
Table 124. BBst_Config_Write Response	122
Table 125. 0x71 – BBst_Config_Read	122
Table 126. BBst_Config_Read Response	123
Table 127. 0xA0 – Hpt_Config_Write0	124
Table 128. Hpt_Config_Write0 Response	125
Table 129. 0xA1 – Hpt_Config_Read0	125
Table 130. Hpt_Config_Read0 Response	126
Table 131. 0xA2 – Hpt_Config_Write1	126
Table 132. Hpt_Config_Write1 Response	127
Table 133. 0xA3 – Hpt_Config_Read1	
Table 134. Hpt_Config_Read1 Response	127
Table 135. 0xA4— Hpt_Config_Write2	128
Table 136. Hpt_Config_Write2 Response	
Table 137. 0xA5 – Hpt_Config_Read2	129
Table 138. Hpt_Config_Read2 Response	
Table 139. 0xA6 - Hpt_SYS_Threshold_Config_Write	129
Table 140. Hpt SYS threshold Config Write Response	129

LIST OF TABLES (CONTINUED)	
Table 141. 0xA7—Hpt_SYS_threshold_Config_Read	
Table 142. Hpt_SYS_threshold_Config_Read Response	
Table 143. 0xA8 – Hpt_Lock_Config_Write	130
Table 144. Hpt_Lock_Config_Write Response	130
Table 145. 0xA9 – Hpt_Lock_Config_Read	
Table 146. Hpt_Lock_Config_Read Response	
Table 147. 0xAA – Hpt_EMF_Threshold_Config_Write	
Table 148. Hpt_EMF_Threshold_Config_Write Response	
Table 149. 0xAB – Hpt_EMF_Threshold_Config_Read	
Table 150. HPT_EMF_Threshold_Config_Read Response	
Table 151. 0xAC—HPT_Autotune	
Table 152. HPT_Autotune Response	132
Table 153. 0xAD— HPT_SetMode	132
Table 154. HPT_SetMode Response	132
Table 155. 0xAE— HPT_SetInitialGuess	132
Table 156. HPT_SetInitialGuess Response	132
Table 157. 0xAF— HPT_SetInitialDelay	133
Table 158. HPT_SetInitialDelay Response	133
Table 159. 0xB0—HPT_SetWindow	133
Table 160. HPT_SetWindow Response	133
Table 161. 0xB1 – HPT_SetBackEMFCycle	
Table 162. HPT_SetBackEMFCycle Response	
Table 163. 0xB2—HPT_SetFullScale	
Table 164. HPT_SetFullScale Response	
Table 165. 0xB3—Hpt_SetHptPattern	
Table 166. Hpt_SetHptPattern Response	
Table 167. 0xB4—Hpt_SetGain	
Table 168. Hpt_SetGain Response	
Table 169. 0xB5—HPT_SetLock	
Table 170. Hpt_SetLock Response	135

LIST OF TABLES (CONTINUED)	
Table 171. 0xB6—Hpt_ReadResonanceFrequency	135
Table 172. Hpt_ReadResonanceFrequency Response	135
Table 173. 0xB7—Hpt_SetTimeout	135
Table 174. Hpt_SetTimeout Response	135
Table 175. 0xB8—Hpt_GetTimeout	136
Table 176. Hpt_GetTimeout Response	136
Table 177. 0xB9—Hpt_SetBlankingWindow	136
Table 178. Hpt_SetBlankingWindow Response	136
Table 179. 0xBA—Hpt_SetZCC	136
Table 180. Hpt_SetZCC Response	136
Table 181. 0x80—PowerOff_Command	137
Table 182. PowerOff_Command Response	137
Table 183. 0x81 – SoftReset_Command	137
Table 184. SoftReset_Command Response	137
Table 185. 0x82—Hard-Reset_Command	138
Table 186. Hard-Reset_Command Response	138
Table 187. 0x83—StayOn_Command	138
Table 188. 0x83—StayOn_Command Response	139
Table 189. 0x84—PowerOff_Command_Delay	139
Table 190. PowerOff_Command_Delay Response	139
Table 191. Register Summary	140
Table 192. Register Bit Default Values	144
Table 193. Register Bit Default Values	146
Table 194. I ² C Direct Register Default Values	147
Table 195. Read Opcode Default Values	148

Absolute Maximum Ratings

BAT, SYS, MON, PF	N1, PFN2, THM, INT, RST,
SDA, SCL, CELL,	ALRT, CTG, QSTRT, L2IN,
BBOUT	0.3V to +6V
VDIG, L1IN	0.3V to +2.2V
CHGIN	6V to +30V
CAP, SFOUT	0.3V to min(CHGIN + 0.3, +6)V
TPU	0.3V to VDIG + 0.3V
SET	0.3V to BAT + 0.3V
MPC0, MPC1, MPC	2, MPC3, MPC4, DRP,
DRN, BK1LX, BK	2LX, BK1OUT, BK2OUT,
CPP, BSTLVLX, B	BLVLX0.3V to SYS + 0.3V
L10UT	0.3V to L1IN + 0.3V
	0.3V to L2IN + 0.3V
CPP	CPN - 0.3V to CPN + 6V
	CPP - 0.3V to min(CPP + 6, +12)V
BSTHVLX, BSTOUT	, LED0, LED1, LED20.3V to +22V

BSTHVLX to BSTOUT22V to +0.1V
BBHVLX0.3V to min (BBOUT + 0.3, +6)V
AGND, DGND, BK1GND, BK2GND, BSTGND,
HDGND, BBGND to GSUB0.3V to +0.3V
Continuous Current into BAT, SYS1000mA to +1000mA
Continuous Current into CHGIN1mA to +1000mA
Continuous Current into DRP, DRN600mA to +600mA
Continuous Current into Any Other Terminal -100mA to +100mA
Continuous Power Dissipation (multilayer board
at +70°C): 7 x 8 Array 56-Ball, 3.71mm x
4.21mm, 0.5mm pitch WLP (derate 29.98mW/°C)2399mW
Operating Temperature Range40°C to +85°C
Junction Temperature+150°C
Storage Temperature Range65°C to +150°C
Lead Temperature (soldering, 10s)+300°C
Soldering Temperature (reflow)+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Information

PACKAGE TYPE: 56 WLP	
Package Code	W563A4+1
Outline Number	21-100104
Land Pattern Number	Refer to Application Note 1891
THERMAL RESISTANCE, FOUR-LAYER BOARD	
Junction to Ambient (θ_{JA})	33.35°C/W

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

Electrical Characteristics

 $(V_{BAT}=+3.7V,\,T_{A}=-20^{\circ}C\,\,to\,\,+70^{\circ}C,\,\,unless\,\,otherwise\,\,noted.\,\,Typical\,\,values\,\,are\,\,at\,\,T_{A}=+25^{\circ}C.\,\,C_{SFOUT}=1\mu F,\,\,C_{VDIG}=1\mu F,\,\,C_{CAP}=1\mu F,\,\,C_{SYS}=10\mu F,\,\,C_{BK1OUT_EFF}=10\mu F,\,\,C_{BK2OUT_EFF}=10\mu F,\,\,C_{L1IN}=1\mu F,\,\,C_{L2IN}=1\mu F,\,\,C_{L1OUT}=1\mu F,\,\,C_{L2OUT}=1\mu F,\,\,C_{CPP}=27nF,\,\,C_{BSTOUT_EFF}=10\mu F,\,\,C_{BSTOUT_EFF}=10\mu F,\,\,C_{BSTOUT_E$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
GLOBAL SUPPLY CURRE	NT					
Charger Input Current	ICHGIN	V _{CHGIN} = +5V, On state, charger disabled, Buck1 enabled, no LDO enabled		1.3		mA
		V _{CHGIN} = 0V, Off state, LDO2 disabled		0.4		
		V _{CHGIN} = 0V, Off state, LDO2 enabled, L2IN connected to BAT		1.6		
BAT Input Current	V _{CHGIN} = 0V, On state, all blocks disabled, Fuel Gauge off	2.4			μA	
		V _{CHGIN} = 0V, On state, Buck1 enabled, Fuel Gauge off		3.4		
		V _{CHGIN} = 0V, On state, Buck1 and Buck2 enabled, Fuel Gauge off		3.9		
INTERNAL SUPPLIES, BIA	AS, AND UVLOS					
V _{CCINTUVLO} Rising Threshold	VVCCINT_ UVLO_R	(Note 2)	2.25	2.45	2.75	V
V _{CCINTUVLO} Falling Threshold	VVCCINT_ UVLO_F	(Note 2)	2.2	2.4	2.7	V
V _{CCINTUVLO} Threshold Hysteresis	VVCCINT_ UVLO_H	(Note 2)		50		mV
Internal CAP Regulator	V _{CAP}	V _{CHGIN} = +4.3V to +28V	3.75	4.1	4.55	V
CAPOK Rising Threshold	V _{CAP_OK_R}	V _{CHGIN} = V _{CAP}	3.15	3.4	3.6	V
CAPOK Falling Threshold	V _{CAP_OK_F}	V _{CHGIN} = V _{CAP}	2.6	2.8	3	V
CAPOK Threshold Hysteresis	V _{CAP_OK_} H			600		mV
V _{BDET} Rising Threshold	V _{CHGIN} _ DET_R		4	4.15	4.3	V
V _{BDET} Falling Threshold	V _{CHGIN} _ DET_F		3.2	3.3	3.4	V
V _{BDET} Threshold Hysteresis	V _{CHGIN} _ DET_H			850		mV
CHGIN Detection	tCHGIN_DET_R	CHGIN insertion		28		me
Debounce Time	tCHGIN_DET_F	CHGIN detachment		20		ms
SYSUVLO Rising Threshold	V _{SYS_UVLO_R}		2.65	2.75	2.85	V
SYSUVLO Falling Threshold	V _{SYS_UVLO_F}		2.6	2.7	2.8	V
SYSUVLO Threshold Hysteresis	Vsys_uvlo_h			50		mV

 $(V_{BAT}=+3.7V,\,T_{A}=-20^{\circ}C\,\,to\,\,+70^{\circ}C,\,\,unless\,\,otherwise\,\,noted.\,\,Typical\,\,values\,\,are\,\,at\,\,T_{A}=+25^{\circ}C.\,\,C_{SFOUT}=1\mu F,\,\,C_{VDIG}=1\mu F,\,\,C_{CAP}=1\mu F,\,\,C_{SYS}=10\mu F,\,\,C_{BK1OUT_EFF}=10\mu F,\,\,C_{BK2OUT_EFF}=10\mu F,\,\,C_{L1IN}=1\mu F,\,\,C_{L2IN}=1\mu F,\,\,C_{L1OUT}=1\mu F,\,\,C_{L2OUT}=1\mu F,\,\,C_{CPP}=27nF,\,\,C_{BSTOUT_EFF}=10\mu F,\,\,C_{BSTOUT_EFF}=10\mu F,\,\,C_{BSTOUT_E$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
BATOC Rising Threshold	I _{BAT_OC_R}	From 200mA to 1A in 200mA steps, Device specific (See Table 192)	-40		+40	%
BATOC Threshold Hysteresis	I _{BAT_OC_} H			6		%
BATOC Rising Debounce Time	tBAT_OC_D		9	10	11	ms
Internal V _{DIG} Regulator	V _{VDIG}		1.68	1.8	2.0	V
V _{DIGUVLO} Rising Threshold	V _{VDIG_UVLO_R}		1.61		1.71	V
V _{DIGUVLO} Falling Threshold	V _{VDIG_UVLO_F}		1.51		1.61	V
V _{DIGUVLO} Threshold Hysteresis	V _V DIG_UVLO_H			100		mV
SFOUT						
0500710071		SFOUTVSet = 0 (+5V), V _{CHGIN} = +6V, I _{SFOUT} = 0mA	4.85	5	5.15	
		SFOUTVSet = 0 (+5V), V _{CHGIN} = +5V, I _{SFOUT} = 15mA		4.9		
SFOUT LDO Voltage	V _S FOUT	SFOUTVSet = 1 (+3.3V), V _{CHGIN} = +5V, I _{SFOUT} = 0mA	3.15	3.3	3.45	V
		SFOUTVSet = 1 (+3.3V), V _{CHGIN} = +5V, I _{SFOUT} = 15mA		3.29		-
SFOUT OVP Voltage	V _{SFOUT_OVP}	SFOUT LDO is turned off above VCHGIN_OV_R threshold		V _{CHGIN} OV_R		V
SFOUT Thermal Limit	T _{SFOUT_LIM}			150		°C
SAR ADC AND MON						
ADC Quiescent Current	I _{ADC_Q}	Conversion running		30		μA
ADC SYS Divider Resistance	R _{ADC_SYS_}	SYS conversion running		2.2		ΜΩ
ADC MON Divider Resistance	R _{ADC_MON_}	MON conversion running		2.2		ΜΩ
ADC CHGIN Divider Resistance	R _{ADC_CHGIN_}	CHGIN conversion running		1.1		МΩ
ADC CPOUT Divider Resistance	R _{ADC_CPOUT_}	CPOUT conversion running		0.82		МΩ
ADC BSTOUT Divider Resistance	R _{ADC_BSTOUT}	BSTOUT conversion running		0.89		МΩ
ADC SYS Least Significant Bit	V _{ADC_SYS_}			21.57		mV

 $(V_{BAT}=+3.7V,\,T_{A}=-20^{\circ}C\,\,to\,\,+70^{\circ}C,\,\,unless\,\,otherwise\,\,noted.\,\,Typical\,\,values\,\,are\,\,at\,\,T_{A}=+25^{\circ}C.\,\,C_{SFOUT}=1\mu F,\,\,C_{VDIG}=1\mu F,\,\,C_{CAP}=1\mu F,\,\,C_{SYS}=10\mu F,\,\,C_{BK1OUT_EFF}=10\mu F,\,\,C_{BK2OUT_EFF}=10\mu F,\,\,C_{L1IN}=1\mu F,\,\,C_{L2IN}=1\mu F,\,\,C_{L1OUT}=1\mu F,\,\,C_{L2OUT}=1\mu F,\,\,C_{CPP}=27nF,\,\,C_{BSTOUT_EFF}=10\mu F,\,\,C_{BSTOUT_EFF}=10\mu F,\,\,C_{BSTOUT_E$

PARAMETER	SYMBOL	CONE	DITIONS	MIN	TYP	MAX	UNITS	
ADC MON Least Significant Bit	V _{ADC_MON_} LSB				21.57		mV	
ADC THM Least Significant Bit	V _{ADC_THM} _ LSB				0.39		%V _{DIG}	
ADC CHGIN Least Significant Bit	V _{ADC_CHGIN_} LSB				32.35		mV	
ADC CPOUT Least Significant Bit	V _{ADC_CPOUT_} LSB				32.35		mV	
ADC BSTOUT Least Significant Bit	V _{ADC} _ BSTOUT_LSB				82.35		mV	
ADC SYS Absolute Sensing	V _{ADC_SYS_}	V _{SYS} = +2.6V		-75		+75	mV	
Worst-Case Accuracy	ACC	V _{SYS} = +5.5V		-133		+133	1117	
ADC MON Absolute Sensing	V _{ADC_MON_}	V _{MON} = +1.0V		-46		+46	mV	
Worst-Case Accuracy	ACC	V _{MON} = +5.5V		-133		+133	IIIV	
ADC THM Percentage Sensing Worst-Case Accuracy	V _{ADC_THM} _ ACC	V _{THM} = (5 to 95)%\	√ _{DIG}	-1.789		+1.789	%V _{DIG}	
ADC CHGIN Absolute	V _{ADC_CHGIN_} V _C	V _{CHGIN} = +3.0V		-94		+94		
Sensing Worst-Case Accuracy	ACC	V _{CHGIN} = +8.0V		-193		+193	mV	
ADC CPOUT Absolute	V _{ADC_CPOUT_}	V _{CPOUT} = +5.0V		-133		+133	,,	
Sensing Worst-Case Accuracy	ACC	V _{CPOUT} = +6.6V		-165		+165	mV	
ADC BSTOUT Absolute	V _{ADC} _	V _{BSTOUT} = +3.0V		-161		+161	.,	
Sensing Worst-Case Accuracy	BSTOUT_ACC	V _{BSTOUT} = +21.0V		-503		+503	mV	
ADC Conversion Time	tadc_conv	1.1ms (typ) addition each 1st conversion			83		μs	
THM Input Leakage	I _{LK_THM}			-1		+1	μA	
TPU Switch Resistance	R _{TPU_SW}	1mA max load on T	PU		4		Ω	
		No load on MON	MonRatioCfg = 00		100			
MON Multiplexer Output Ratio	V	pin. Inputs: BAT, SYS, BK1OUT,	MonRatioCfg = 01		50		- %	
	Vmon_div_rt	BK2OUT, L1OUT, L2OUT, SFOUT,	MonRatioCfg = 10		33.33			
		BBOUT	MonRatioCfg = 11		25			

 $(V_{BAT}=+3.7V, T_{A}=-20^{\circ}C \text{ to } +70^{\circ}C, \text{ unless otherwise noted. Typical values are at } T_{A}=+25^{\circ}C. \ C_{SFOUT}=1\mu\text{F}, \ C_{VDIG}=1\mu\text{F}, \ C_{CAP}=1\mu\text{F}, \ C_{SYS}=10\mu\text{F}, \ C_{BK10UT_EFF}=10\mu\text{F}, \ C_{BK20UT_EFF}=10\mu\text{F}, \ C_{L1IN}=1\mu\text{F}, \ C_{L2IN}=1\mu\text{F}, \ C_{L1OUT}=1\mu\text{F}, \ C_{L2OUT}=1\mu\text{F}, \ C_{CAP}=27n\text{F}, \ C_{BSTOUT_EFF}=10\mu\text{F}, \ C_{BSTOUT_EFF}=10\mu\text{F}, \ C_{BSTOUT}=4.7\mu\text{H}, \ L_{BBOUT}=4.7\mu\text{H}). \ (Note 1)$

PARAMETER	SYMBOL	CONE	DITIONS	MIN	TYP	MAX	UNITS
MON Multiplexer Output		100µA load on MON pin. Inputs: BAT, SYS, BK2OUT, BK1OUT, L2OUT, L1OUT, SFOUT, BBOUT	MonRatioCfg = 00		5.5		
Impedance	R _{MON_DIV}	No load on MON pin. Inputs: BAT,	MonRatioCfg = 01		31		kΩ
		SYS, BK2OUT, BK1OUT, L2OUT,	MonRatioCfg = 10		28		
		L1OUT, SFOUT, BBOUT	MonRatioCfg = 11		24	,	
MON Multiplexer Off State Pulldown Resistance	R _{MON_OFF_PD}	MON disabled, pull- enabled	down resistance		59		kΩ
OVP AND INPUT CURREN	IT LIMITER						
Allowed CHGIN Input Voltage Range	V _{CHGIN_RNG}			-5.5		+28	V
CHGIN Overvoltage Rising Threshold	V _{CHGIN_OV_R}	SFOUT LDO is turn threshold	ned off above this	7.2	7.5	7.8	V
CHGIN Overvoltage Threshold Hysteresis	V _{CHGIN_OV_H}				200		mV
CHGIN Valid Trip Point	V _{CHGN-SYS_TP}	V _{CHGIN} - V _{SYS}		30	145	290	mV
CHGIN Valid Trip Point Hysteresis	V _{CHGIN-SYS} _ TP-HYS				275		mV
Input Overcurrent Max Limit (t < t _{ILIM_BLANK})	I _{LIM_MAX}	ILimMax = 0/1, dev (see Table 192)	ice specific		450/1000		mA
		ILimCnt = 000			50		
		ILimCnt = 001			90		
		ILimCnt = 010			150		
Input Current Limit	h	ILimCnt = 011	_		200] mA
$(t > t_{ILIM_BLANK})$	I _{LIM}	ILimCnt = 100		300			mA
		ILimCnt = 101			400		
		ILimCnt = 110			450		
		ILimCnt = 111			1000		

 $(V_{BAT}=+3.7V, T_{A}=-20^{\circ}C \text{ to } +70^{\circ}C, \text{ unless otherwise noted. Typical values are at } T_{A}=+25^{\circ}C. \ C_{SFOUT}=1\mu\text{F}, \ C_{VDIG}=1\mu\text{F}, \ C_{CAP}=1\mu\text{F}, \ C_{SYS}=10\mu\text{F}, \ C_{BK10UT_EFF}=10\mu\text{F}, \ C_{BK20UT_EFF}=10\mu\text{F}, \ C_{L1IN}=1\mu\text{F}, \ C_{L2IN}=1\mu\text{F}, \ C_{L1OUT}=1\mu\text{F}, \ C_{L2OUT}=1\mu\text{F}, \ C_{CAP}=27n\text{F}, \ C_{BSTOUT_EFF}=10\mu\text{F}, \ C_{BSTOUT_EFF}=10\mu\text{F}, \ C_{BSTOUT}=4.7\mu\text{H}, \ L_{BBOUT}=4.7\mu\text{H}). \ (Note 1)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
		ILimBlank = 00		0.003		
Input Current Limit		ILimBlank = 01		0.5		ms
Blanking Time	t _{ILIM_BLANK}	ILimBlank = 10		1		
		ILimBlank = 11		10		
SYS Regulation Voltage	V _{SYS_REG}		V _{BAT} _ REG + 0.14	V _{BAT} _ REG ⁺ 0.2	V _{BAT} _ REG ⁺ 0.26	V
SYS Regulation Voltage Dropout	V _{CHGIN-SYS}			40		mV
CHGIN to SYS On- Resistance	R _{CHGIN-SYS}			0.37	0.66	Ω
Input Current Soft-Start Time	I _{LIM_SFT}			1		ms
				50		
				60		
				70		
Thermal Shutdown	_	Future option		80		
Temperature	TCHGIN_SHDN			90		
				100		
				110		
		MAX20303A,B,C,D		120		
-	_	TShdnTmo = 01		0.5		
Thermal Shutdown Timeout	T _{CHGIN_SHDN_}	TShdnTmo = 10		1		s
Timeout	ТО	TShdnTmo = 11		5		
BATTERY CHARGER						
BAT to SYS On Resistance	R _{BAT-SYS}	V _{BAT} = 4.2V, I _{BAT} = 300mA		80	140	mΩ
Thermal Regulation Temperature	T _{CHG_LIM}			T _{CHGIN} SHDN - 3		°C
BAT-to-SYS Switch On Threshold	V _{BAT-SYS_ON}	SYS falling	10	22	35	mV
BAT-to-SYS Switch Off Threshold	V _{BAT-SYS_OFF}	SYS rising	-3	-1.5	0	mV
SYS-BAT Charge Current Reduction Threshold	V _{SYS-BAT_LIM}	Measured as V _{SYS} - V _{BAT} , SysMinVIt = 000, V _{BAT} > 3.6V		100		mV

 $(V_{BAT}=+3.7V,\,T_{A}=-20^{\circ}C\,\,to\,\,+70^{\circ}C,\,\,unless\,\,otherwise\,\,noted.\,\,Typical\,\,values\,\,are\,\,at\,\,T_{A}=+25^{\circ}C.\,\,C_{SFOUT}=1\mu F,\,\,C_{VDIG}=1\mu F,\,\,C_{CAP}=1\mu F,\,\,C_{SYS}=10\mu F,\,\,C_{BK1OUT_EFF}=10\mu F,\,\,C_{BK2OUT_EFF}=10\mu F,\,\,C_{L1IN}=1\mu F,\,\,C_{L2IN}=1\mu F,\,\,C_{L1OUT}=1\mu F,\,\,C_{L2OUT}=1\mu F,\,\,C_{CPP}=27nF,\,\,C_{BSTOUT_EFF}=10\mu F,\,\,C_{BSTOUT_EFF}=10\mu F,\,\,C_{BSTOUT_E$

PARAMETER	SYMBOL	СО	NDITIONS	MIN	TYP	MAX	UNITS	
			SysMinVIt = 000		3.6			
			SysMinVIt = 001		3.7]	
			SysMinVIt = 010		3.8]	
Minimum 0)/0 \/allana			SysMinVIt = 011		3.9		Ī ,,	
Minimum SYS Voltage	V _{SYS_LIM}	V _{BAT} < 3.4V	SysMinVIt = 100		4.0		V	
			SysMinVIt = 101		4.1]	
			SysMinVIt = 110		4.2]	
			SysMinVIt = 111		4.3]	
Charger Current Soft-Start Time	tchg_soft				1		ms	
		IPChg = 00			5			
Precharge Current		IPChg = 01		9	10	11	0/1	
	I _{PCHG}	IPChg = 10			20		%I _{FCHG}	
		IPChg = 11			30			
		VPChg = 000			2.1			
		VPChg = 001			2.25]	
		VPChg = 010 VPChg = 011 VPChg = 100			2.4		7	
Dracharga Thrachald					2.55		V	
Precharge Threshold	V _{BAT_PCHG}				2.7			
		VPChg = 101			2.85			
		VPChg = 110			3]	
		VPChg = 111			3.15			
Precharge Threshold Hysteresis	V _{BAT_PCHG_} HYS				90		mV	
SET Current Gain Factor	K _{SET}				2000		A/A	
SET Regulation Voltage	V _{SET}				1		V	
D. T. O.		R _{SET} = 400kΩ			5			
BAT Charge Current Set Range	I _{FCHG}	$R_{SET} = 40k\Omega$		45	50	55	mA	
our range		R _{SET} = 4kΩ			500		1	

 $(V_{BAT}=+3.7V,\,T_{A}=-20^{\circ}C\,\,to\,\,+70^{\circ}C,\,\,unless\,\,otherwise\,\,noted.\,\,Typical\,\,values\,\,are\,\,at\,\,T_{A}=+25^{\circ}C.\,\,C_{SFOUT}=1\mu F,\,\,C_{VDIG}=1\mu F,\,\,C_{CAP}=1\mu F,\,\,C_{SYS}=10\mu F,\,\,C_{BK1OUT_EFF}=10\mu F,\,\,C_{BK2OUT_EFF}=10\mu F,\,\,C_{L1IN}=1\mu F,\,\,C_{L2IN}=1\mu F,\,\,C_{L1OUT}=1\mu F,\,\,C_{L2OUT}=1\mu F,\,\,C_{CPP}=27nF,\,\,C_{BSTOUT_EFF}=10\mu F,\,\,C_{BSTOUT_EFF}=10\mu F,\,\,C_{BSTOUT_E$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
		BatReg = 0000		4.05			
		BatReg = 0001		4.10		1	
		BatReg = 0010		4.15			
		BatReg = 0011, T _A = 25°C	4.179	4.20	4.221		
		BatReg = 0011	4.158	4.20	4.242		
		BatReg = 0100		4.25			
Battery Regulation Voltage	V _{BAT_REG}	BatReg = 0101		4.30		V	
voltage	_	BatReg = 0110		4.35			
		BatReg = 0111		4.40			
		BatReg = 1000		4.45			
		BatReg = 1001		4.50			
		BatReg = 1010		4.55			
		BatReg = 1011		4.60			
		BatReChg = 00		70		mV	
Battery Recharge		BatReChg = 01		120			
Threshold	V _{BAT_RECHG}	BatReChg = 10		170			
		BatReChg = 11		220			
		PChgTmr = 00		30		- min	
Maximum Precharge		PChgTmr = 01		60			
Time	^t PCHG	PChgTmr = 10		120			
		PChgTmr = 11		240			
		FChgTmr = 00		75			
Maximum Fast Charge		FChgTmr = 01		150		1	
Time	t _{FCHG}	FChgTmr = 10		300		- min	
		FChgTmr = 11		600			
		ChgDone = 00		5			
Charge Done		ChgDone = 01	8.5	10	11.5		
Qualification	ICHG_DONE	ChgDone = 10		20		%I _{FCHG}	
		ChgDone = 11		30			
Timer Accuracy	t _{CHG_ACC}		-10		10	%	
Timer Extend Threshold (1/2 Fast Charge Current Comparator)	t _{CHG_EXT}	See Figure 5		50		%I _{FCHG}	

 $(V_{BAT}=+3.7V,\,T_{A}=-20^{\circ}C\,\,to\,\,+70^{\circ}C,\,\,unless\,\,otherwise\,\,noted.\,\,Typical\,\,values\,\,are\,\,at\,\,T_{A}=+25^{\circ}C.\,\,C_{SFOUT}=1\mu F,\,\,C_{VDIG}=1\mu F,\,\,C_{CAP}=1\mu F,\,\,C_{SYS}=10\mu F,\,\,C_{BK1OUT_EFF}=10\mu F,\,\,C_{BK2OUT_EFF}=10\mu F,\,\,C_{L1IN}=1\mu F,\,\,C_{L2IN}=1\mu F,\,\,C_{L1OUT}=1\mu F,\,\,C_{L2OUT}=1\mu F,\,\,C_{CPP}=27nF,\,\,C_{BSTOUT_EFF}=10\mu F,\,\,C_{BSTOUT_EFF}=10\mu F,\,\,C_{BSTOUT_E$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Timer Suspend Threshold (1/5 Fast Charge Current Comparator)	^t CHG_SUS	See Figure 5		20		%I _{FCHG}
THM Percentage Sensing Worst Case Accuracy	V _{ADC_THM_} ACC	V _{THM} = (5 to 95)%V _{DIG}		see ADC section		
Cool/Cold Threshold Hysteresis		Falling, LSB = 0.39%V _{DIG}		0 to 31		LSB
Warm/Hot Threshold Hysteresis		Rising, LSB = 0.39%V _{DIG}		0 to 31		LSB
		Cold/Cool/Room/Warm/ HotBatReg = 00		BatReg – 150mV		
Battery Regulation Voltage Reduction Due to Battery Pack Temperature	V _{BAT_REG_}	Cold/Cool/Room/Warm/ HotBatReg = 01		BatReg – 100mV		V
	RED	Cold/Cool/Room/Warm/ HotBatReg = 10		BatReg – 50mV		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
		Cold/Cool/Room/Warm/ HotBatReg = 11		BatReg		
		Cold/Cool/Room/Warm/ HotFChg = 000		I _{FCHG} x 0.2		
		Cold/Cool/Room/Warm/ HotFChg = 001		I _{FCHG} x 0.3		
		Cold/Cool/Room/Warm/ HotFChg = 010		I _{FCHG} x 0.4		
Fast Charge Current Reduction Due to Battery		Cold/Cool/Room/Warm/ HotFChg = 011		I _{FCHG} x 0.5		
Pack Temperature	IFCHG_FACT	Cold/Cool/Room/Warm/ HotFChg = 100		I _{FCHG} x 0.6		- mA
		Cold/Cool/Room/Warm/ HotFChg = 101		I _{FCHG} x 0.7		
		Cold/Cool/Room/Warm/ HotFChg = 110		I _{FCHG} x 0.8		
		Cold/Cool/Room/Warm/ HotFChg = 111		I _{FCHG}		
BAT UVLO Threshold	V _{BAT_UVLO}		1.9	2.05	2.2	V
BAT UVLO Threshold Hysteresis	V _{BAT_UVLO_} HYS			50		mV

 $(V_{BAT}=+3.7V, T_{A}=-20^{\circ}C \text{ to } +70^{\circ}C, \text{ unless otherwise noted. Typical values are at } T_{A}=+25^{\circ}C. \ C_{SFOUT}=1\mu\text{F}, \ C_{VDIG}=1\mu\text{F}, \ C_{CAP}=1\mu\text{F}, \ C_{SYS}=10\mu\text{F}, \ C_{BK10UT_EFF}=10\mu\text{F}, \ C_{BK20UT_EFF}=10\mu\text{F}, \ C_{L1IN}=1\mu\text{F}, \ C_{L2IN}=1\mu\text{F}, \ C_{L1OUT}=1\mu\text{F}, \ C_{L2OUT}=1\mu\text{F}, \ C_{CAP}=27n\text{F}, \ C_{BSTOUT_EFF}=10\mu\text{F}, \ C_{BSTOUT_EFF}=10\mu\text{F}, \ C_{BSTOUT}=4.7\mu\text{H}, \ L_{BBOUT}=4.7\mu\text{H}). \ (Note 1)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
BUCK1						
Input Voltage Range	V _{BK1IN}	Input voltage = V _{SYS}	2.7		5.5	V
Output Voltage Range	V _{BK1OUT}	25mV step resolution	0.8		2.375	V
Output Voltage UVLO	V _{UVLO_BK1}				0.65	V
Quiescent Supply Current	I _{Q_BK1}	I _{BK1OUT} = 0, V _{SYS} = +3.7V, V _{BK1OUT} = +1.2V		0.8	1.3	μΑ
Dropout Quiescent Supply Current	IQ_DO_BK1	$I_{BK1OUT} = 0$, $V_{SYS} - V_{BK1OUT} \le +0.1V$		250		μΑ
Shutdown Supply Current with Active Discharge Enabled	ISD_BK1	Buck 1 disabled, Buck1ActDsc = 1		60		μA
Output Average Voltage Accuracy	ACC_BK1	I _{BK1OUT} = 1mA	-3.2		+2.9	%
Peak-to-Peak Ripple	V _{RPP_BK1}	Buck1ISet = 0100 (100mA), C _{BK1OUT_EFF} = 2.2μF, I _{BK1OUT} = 1mA		10		mV
Peak Current Set Range	I _{PSET_BK1}	25mA step resolution. The accuracy of codes below 50mA is limited by ton_MIN_BK1	0		375	mA
Load Regulation Error	V _{LOAD_REG_} BK1	Buck1ISet = 0110 (150mA), Buck1IAdptEn = 1, I _{BK1OUT} = 300mA		-3		%
Line Regulation Error	V _{LINE_REG_} BK1	V _{BK1OUT} = +1.2V, V _{SYS} from +2.7V to +5.5V		2		mV
Maximum Operative Output Current	I _{BK1_MAX}	V _{SYS} = +3.7V, Buck1VSet = 0x10 (+1.2V), Buck1ISet = 1000 (200mA), Buck1IAdptEn = 1, load regulation error = -5%	220			mA
BK1OUT Pulldown Current	I _{PD_BK1_E}	Buck 1 Enabled		100	200	nA
BK1OUT Pulldown Resistance with Buck Disabled	I _{PD_BK1_D}	Buck 1 Disabled, V _{SYS} = +3.6V, Buck1VSet = 0x10 (+1.2V)		12		ΜΩ
DMOS On Besistance	R _{P_ON_BK1}	Buck1FETScale = 0		0.35	0.49	0
PMOS On-Resistance	R _{P_ON_BK1_FS}	Buck1FETScale = 1		0.7	0.98	Ω
NMOS On Desistence	R _{N_ON_BK1}	Buck1FETScale = 0		0.25	0.4	
NMOS On-Resistance	R _{N_ON_BK1_FS}	Buck1FETScale = 1		0.5	0.7	Ω
Freewheeling On- Resistance	RON_BK1_ FRWHL	V _{SYS} = +3.7V, Buck1VSet = 0x10 (+1.2V)		7	12	Ω

 $(V_{BAT}=+3.7V,\,T_{A}=-20^{\circ}C\,\,to\,\,+70^{\circ}C,\,\,unless\,\,otherwise\,\,noted.\,\,Typical\,\,values\,\,are\,\,at\,\,T_{A}=+25^{\circ}C.\,\,C_{SFOUT}=1\mu F,\,\,C_{VDIG}=1\mu F,\,\,C_{CAP}=1\mu F,\,\,C_{SYS}=10\mu F,\,\,C_{BK1OUT_EFF}=10\mu F,\,\,C_{BK2OUT_EFF}=10\mu F,\,\,C_{L1IN}=1\mu F,\,\,C_{L2IN}=1\mu F,\,\,C_{L1OUT}=1\mu F,\,\,C_{L2OUT}=1\mu F,\,\,C_{CPP}=27nF,\,\,C_{BSTOUT_EFF}=10\mu F,\,\,C_{BSTOUT_EFF}=10\mu F,\,\,C_{BSTOUT_E$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Minimum t _{ON}	t _{ON_MIN_BK1}			60	90	ns
Maximum Duty Cycle	D_MAX_BK1	Buck1IAdptEn = 1		95		%
Switching Frequency	FREQ_BK1	Load regulation error = -5%		3		MHz
Average Current During Short-Circuit to GND	I _{SHRT_BK1}	Buck1ISet = 0110 (150mA), Buck1IAdptEn = 1, V _{BK1OUT} = 0V		100		mA
BK1LX Leakage Current	I _{LK_BK1LX}	Buck 1 disabled			1	μA
Active Discharge Current	I _{ACTD_BK1}	V _{BK1OUT} = +1.2V	8	19	35	mA
Passive Discharge Resistance	R _{PSV_BK1}			10		kΩ
Full Turn-On Time	ton_BK1	Time from enable to full current capability		58		ms
Efficiency	EFFIC_BK1	Buck1VSet = 0x10 (+1.2V), I _{BK1OUT} = 10mA, Buck1ISet = 0111 (175mA), Inductor: Murata DFE201610E-2R2M		88.5		%
BK1LX Rising/Falling	SLW_BK1	Buck1LowEMI = 0		2		V/ns
Slew Rate	SLW_BK1_L	Buck1LowEMI = 1		0.5		V/115
Thermal Shutdown Threshold	T _{SHDN_BK1}			140		°C
BUCK2						
Input Voltage Range	V _{BK2IN}	Input voltage = V _{SYS}	2.7		5.5	V
Output Voltage Range	V _{BK2OUT}	50mV step resolution	0.8		3.95	V
Output Voltage UVLO	V _{UVLO_BK2}				0.65	V
Quiescent Supply Current	I _{Q_BK2}	I _{BK2OUT} = 0mA, V _{SYS} = +3.7V, Buck2VSet = 0x08 (+1.2V)		0.9	1.4	μA
Dropout Quiescent Supply Current	IQ_DO_BK2	$I_{BK2OUT} = 0mA$, $V_{SYS} - V_{BK2OUT}$ $\leq +0.1V$		250		μA
Shutdown Supply Current with Active Discharge Enabled	ISD_BK2	Buck 2 disabled, Buck2ActDsc = 1		60		μA
Output Average Voltage Accuracy	ACC_BK2	I _{BK2OUT} = 1mA, Buck2VSet ≤ 0x34 (+3.4V)	-3.2		+2.9	%
Peak-to-Peak Ripple	V _{RPP_BK2}	Buck2ISet = 0100 (100mA), CBK2OUT_EFF = 2.2µF, IBK2OUT = 1mA		10		mV
Peak Current Set Range	I _{PSET_BK2}	25mA step resolution. The accuracy of codes below 50mA is limited by ton_MIN_BK2	0		375	mA

 $(V_{BAT}=+3.7V, T_{A}=-20^{\circ}C \text{ to } +70^{\circ}C, \text{ unless otherwise noted. Typical values are at } T_{A}=+25^{\circ}C. \ C_{SFOUT}=1\mu\text{F}, \ C_{VDIG}=1\mu\text{F}, \ C_{CAP}=1\mu\text{F}, \ C_{SYS}=10\mu\text{F}, \ C_{BK10UT_EFF}=10\mu\text{F}, \ C_{BK20UT_EFF}=10\mu\text{F}, \ C_{L1IN}=1\mu\text{F}, \ C_{L2IN}=1\mu\text{F}, \ C_{L1OUT}=1\mu\text{F}, \ C_{L2OUT}=1\mu\text{F}, \ C_{CAP}=27n\text{F}, \ C_{BSTOUT_EFF}=10\mu\text{F}, \ C_{BSTOUT_EFF}=10\mu\text{F}, \ C_{BSTOUT}=4.7\mu\text{H}, \ L_{BBOUT}=4.7\mu\text{H}). \ (Note 1)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Load Regulation Error	VLOAD_REG_ BK2	Buck2lSet = 0110 (150mA), Buck2lAdptEn = 1, I _{BK2OUT} = 300mA		-3		%
Line Regulation Error	V _{LINE_REG_} BK2	V _{BK2OUT} = +1.2V, V _{SYS} from +2.7V to +5.5V		2		mV
Maximum Operative Output Current	I _{BK2_MAX}	V _{SYS} = +3.7V, _{Buck2VSet} = 0x08 (+1.2V), Buck2ISet = 1000 (200mA), Buck2IAdptEn = 1, load regulation error = -5%	220			mA
BK2OUT Pulldown Current	I _{PD_BK2_E}	Buck 2 enabled		200	400	nA
BK2OUT Pulldown Resistance with Buck Disabled	I _{PD_BK2_D}	Buck 2 disabled, V _{SYS} = +3.6V, Buck2VSet = 0x10 (+1.2V)		8		МΩ
PMOS On-Resistance	R _{P_ON_BK2}	Buck2FETScale = 0		0.35	0.49	Ω
PIVIOS OII-RESISTATICE	R _{P_ON_BK2_FS}	Buck2FETScale = 1		0.7	0.98	1 22
NIMOS On Desigtance	R _{N_ON_BK2}	Buck2FETScale = 0		0.25	0.4	0
NMOS On-Resistance	R _{N_ON_BK2_FS}	Buck2FETScale = 1		0.5	0.7	Ω
Freewheeling On-Resistance	R _{ON_BK2} FRWHL	V _{SYS} = +3.7V, Buck2VSet = 0x08 (+1.2V)		7	12	Ω
Minimum t _{ON}	ton_MIN_BK2			60	90	ns
Maximum Duty Cycle	D_MAX_BK2	Buck2IAdptEn = 1		95		%
Switching Frequency	FREQ_BK2	Load regulation error = -5%		3		MHz
Average Current During Short-Circuit to GND	I _{SHRT_BK2}	Buck2ISet = 0110 (150mA), Buck2IAdptEn = 1, V _{BK2OUT} = 0V		100		mA
BK2LX Leakage Current	I _{LK_BK2LX}	Buck 2 disabled			1	μA
Active Discharge Current	I _{ACTD_BK2}	V _{BK2OUT} = +1.2V	8	19	35	mA
Passive Discharge Resistance	R _{PSV_BK2}			10		kΩ
Full Turn-On Time	tON_BUCK2	Time from enable to full current capability		58		ms
Efficiency	EFFIC_BK2	Buck2VSet = 0x08 (+1.2V), IBK2OUT = 10mA, Buck2ISet = 0111 (175mA), Inductor: Murata DFE201610E-2R2M		88.5		%
BK2LX Rising/Falling	SLW_BK2	Buck2LowEMI = 0		2		V/ns
Slew Rate	SLW_BK2_L	Buck2LowEMI = 1		0.5		V/IIS
Thermal Shutdown Threshold	T _{SHDN_BK2}			140		°C

 $(V_{BAT}=+3.7V,\,T_{A}=-20^{\circ}C\,\,to\,\,+70^{\circ}C,\,\,unless\,\,otherwise\,\,noted.\,\,Typical\,\,values\,\,are\,\,at\,\,T_{A}=+25^{\circ}C.\,\,C_{SFOUT}=1\mu F,\,\,C_{VDIG}=1\mu F,\,\,C_{CAP}=1\mu F,\,\,C_{SYS}=10\mu F,\,\,C_{BK1OUT_EFF}=10\mu F,\,\,C_{BK2OUT_EFF}=10\mu F,\,\,C_{L1IN}=1\mu F,\,\,C_{L2IN}=1\mu F,\,\,C_{L1OUT}=1\mu F,\,\,C_{L2OUT}=1\mu F,\,\,C_{CPP}=27nF,\,\,C_{BSTOUT_EFF}=10\mu F,\,\,C_{BSTOUT_EFF}=10\mu F,\,\,C_{BSTOUT_E$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
HVBOOST						'
Input Voltage Range	V _{BSTIN}	Input voltage = V _{SYS}	2.7		5.5	V
Output Voltage Range	V _{BSTOUT}	250mV step resolution	5		20	V
Output Voltage UVLO	V _{BSTOUT} _ UVLO	V _{BSTOUT} - V _{SYS}	-2.7	-2.2	-1.6	V
Quiaccent Supply Current		I _{BSTOUT} = 0mA, V _{SYS} = +3.7V, BstVSet = 0x00 (+5V), T _A = 25°C		2.4	9	
Quiescent Supply Current	I _{Q_BST}	I _{BSTOUT} = 0mA, V _{SYS} = +3.7V, BstVSet = 0x00 (+5V)			106	- μA
Output Average Voltage Accuracy	ACC_BST	I _{BSTOUT} = 1mA, HVOUT < 13V	-4		+2	%
Peak-to-Peak Ripple	V _{RPP_BST}	BstlSet = 0x0A (350mA), BstVSet = 0x1C (+12V), C _{BSTOUT_EFF} = 10μF, L = 4.7μH, I _{BSTOUT} = 1mA		5		mV
Peak Current Set Range	I _{PSET_BST}	25mA step resolution	100		475	mA
DC Load Regulation Error	V _{LOAD_REG_}	BstVSet = 0x1C (+12V), I _{BSTOUT} = 25mA, BstISet = 0x08 (300mA), BstIAdptEn = 1		0.3		%
DC Line Regulation Error	V _{LINE_REG_} BST	BstVSet = 0x06 (+6.5V), V _{SYS} from +2.7V to +5.5V		4		mV
Maximum Operative Output Power	P _{MAX_BST}	BstlSet = 0x08 (300mA), BstlAdptEn = 1	300	700		mW
BSTOUT Pulldown Resistance	R _{BSTOUT}	-3% Load Reg Error		10		ΜΩ
True Shutdown PMOS On-Resistance	R _{ON_TS}	I _{BSTOUT} = 100mA		0.15	0.22	Ω
Boost Freewheeling NMOS On-Resistance	R _{N_ONFRW_N}	I _{BSTOUT} = 100mA		0.45	0.7	Ω
Boost NMOS On-	R _{ONBST_N}	BstFETScale = 0, I _{BSTOUT} = 100mA		0.55	0.9	Ω
Resistance	R _{ONBST_NFS}	BstFETScale = 1, I _{BSTOUT} = 100mA		1.1	1.8	32
Schottky Diode Forward Voltage	V _{BE} _ SCHOTTKY	I _{BSTOUT} = 100mA, V _{BSTHVLX} - V _{BSTOUT}	0.2	0.4	0.6	V
Freewheeling On- Resistance	R _{ONBST} _ FRWHL	I _{BSTOUT} = 100mA		50	80	Ω
Minimum t _{ON}	ton_bst_min			65		ns

 $(V_{BAT}=+3.7V,\,T_{A}=-20^{\circ}C\,\,to\,\,+70^{\circ}C,\,\,unless\,\,otherwise\,\,noted.\,\,Typical\,\,values\,\,are\,\,at\,\,T_{A}=+25^{\circ}C.\,\,C_{SFOUT}=1\mu F,\,\,C_{VDIG}=1\mu F,\,\,C_{CAP}=1\mu F,\,\,C_{SYS}=10\mu F,\,\,C_{BK1OUT_EFF}=10\mu F,\,\,C_{BK2OUT_EFF}=10\mu F,\,\,C_{L1IN}=1\mu F,\,\,C_{L2IN}=1\mu F,\,\,C_{L1OUT}=1\mu F,\,\,C_{L2OUT}=1\mu F,\,\,C_{CPP}=27nF,\,\,C_{BSTOUT_EFF}=10\mu F,\,\,C_{BSTOUT_EFF}=10\mu F,\,\,C_{BSTOUT_E$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Max Switching Frequency	FREQ_BST_ MX	V _{BSTOUT} regulation error = -150mV. BstlSet = 100mA, BstlAdptEn = 0.	1.7	3.5	5.5	MHz
Max Peak Current Setting Extra Budget with BstlAdptEn = 1	Δ _{IP_MAX}	BstlAdptEn = 1, V _{BSTOUT} regulation error = -200mV	150	250	450	mA
Short-Circuit Current Limit Difference vs. Peak Current Setting	Δ _{IBST_} SHRT	BstlAdptEn = 0	130	200	250	mA
BSTHVLX Leakage Current	I _{LK_BSTHVLX}	Boost disabled			1	μА
BSTLVLX Leakage Current	I _{LK_BSTLVLX}	Boost disabled			1	μА
Passive Discharge Resistance	R _{BSTPSV}			10		kΩ
Linear BSTOUT Precharge Current	I _{L_BSTOUT_} PRCH	V _{BSTOUT} from 0 to V _{SYS} – 0.4V	5	12.5	20	mA
Switching Precharge Inductor Current	Isw_BSTOUT_ PRCH	V _{BSTOUT} from V _{SYS} – 0.4V to final regulation voltage		13		mA
Full Turn-On Time	t _{ON_BST}	Time from enable to full current capability		100		ms
	EFFIC_12	BstVSet = 0x1C (+12V), I _{BSTOUT} = 20mA, BstISet = 0x08 (300mA), Inductor: Murata DFE201610E-4R7M		85		
- Fficiency	EFFIC_15	BstVSet = 0x28 (+15V), I _{BSTOUT} = 2mA, BstISet = 0x08 (300mA), Inductor: Murata DFE201610E-4R7M		83		%
Efficiency	EFFIC_5	BstVSet = 0x00 (+5V), I _{BSTOUT} = 10μA, BstlSet = 0x02 (150mA), Inductor: Murata DFE201610E-4R7M		76		76
	EFFIC_6P5	BstVSet = 0x06 (+6.5V), I _{BSTOUT} = 10μA, BstISet = 0x02 (150mA), Inductor: Murata DFE201610E-4R7M		73		
BHVLX Rising/Falling Slew Rate	SLW_BST HVLX			2		V/ns
Thermal Shutdown Threshold	T _{SHDN_BST}			125		°C

 $(V_{BAT}=+3.7V,\,T_{A}=-20^{\circ}C\,\,to\,\,+70^{\circ}C,\,\,unless\,\,otherwise\,\,noted.\,\,Typical\,\,values\,\,are\,\,at\,\,T_{A}=+25^{\circ}C.\,\,C_{SFOUT}=1\mu F,\,\,C_{VDIG}=1\mu F,\,\,C_{CAP}=1\mu F,\,\,C_{SYS}=10\mu F,\,\,C_{BK1OUT_EFF}=10\mu F,\,\,C_{BK2OUT_EFF}=10\mu F,\,\,C_{L1IN}=1\mu F,\,\,C_{L2IN}=1\mu F,\,\,C_{L1OUT}=1\mu F,\,\,C_{L2OUT}=1\mu F,\,\,C_{CPP}=27nF,\,\,C_{BSTOUT_EFF}=10\mu F,\,\,C_{BSTOUT_EFF}=10\mu F,\,\,C_{BSTOUT_E$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
BUCK-BOOST						
Input Voltage Range	V _{BBIN}	Input voltage = V _{SYS}	2.7		5.5	V
Quiescent Supply Current	I _{Q_BB}	I _{BBOUT} = 0μA, V _{BBOUT} = +4V		1.3	2.1	μА
Maximum Output Operative Power	P _{MAX} _BBOUT	V _{SYS} > +3V	250			mW
Output Voltage Set Range	V _{BBOUT}	100mV step	2.5		5	V
Average Output Voltage Accuracy	ACC_BBOUT	I _{BBOUT} = 1mA, C _{BBOUT_EFF} ≥ 10μF	-3		3	%
Line Regulation Error	V _{LINE_REG_}	V _{SYS} = +2.7V to +5.5V, I _{BBOUT} = 10μA, BBstVSet = 0x0F (+4V), BBstISet = 0x02 (100mA)	-1	+0.3	+1	%/V
Lood Doculation From	V _{LOAD_REG_}	BBstVSet = 0x0F (+4V), I _{BBOUT} = 10μA to 50mA, BBstISet = 0x02 (100mA)		100		\//A
Load Regulation Error	BB	BBstVSet = 0x0F (+4V), I _{BBOUT} = 10μA to 100mA, BBstISet = 0x02 (100mA)		310		mV/A
Line Transient	V _{LINE_TRAN_} BB	BBstVSet = 0x0F (+4V), BBstlSet = 0x02 (100mA), V _{SYS} from +2.7V to +5V, 0.2µs rise time		15		mV
Load Transient	V _{LOAD}	I _{BBOUT} = 0mA to 10mA, 200ns rise time, BBstVSet = 0x0F (+4V), BBstlSet = 0x02 (100mA)		9		
Load Transient	TRAN_BB	I _{BBOUT} = 0mA to 100mA, 200ns rise time, V _{BBOUT} = +4V, BBstlSet = 0x02 (100mA)		31		- mV
Oscillator Frequency	f _{OSC_BB}		1.8	2	2.2	MHz
	R _{ON_PBK_BB}	High-side PMOS Buck FET	0.15		0.22	
	R _{ON_NBK_BB}	Low-side NMOS Buck FET		0.22	0.36	
Output FETs R _{ON}	R _{ON_PBST_BB}	High-side PMOS Boost FET (V _{BBOUT} = +4V)		0.21	0.31	Ω
	R _{ON_NBST_BB}	Low-side NMOS Boost FET		0.24	0.4	
	RON_FRWH_BB	EMI improve FET between BBHVLX/BBLVLX		8	11	
Passive Discharge Pulldown Resistance	R _{PDL_BB}	BBstPasDsc = 1		10		kΩ
Active Discharge Current	I _{ACTDL_BB}	BBstActDsc = 1, V _{BBOUT} = +1.5V	6	19	38	mA

 $(V_{BAT}=+3.7V,\,T_{A}=-20^{\circ}C\,\,to\,\,+70^{\circ}C,\,\,unless\,\,otherwise\,\,noted.\,\,Typical\,\,values\,\,are\,\,at\,\,T_{A}=+25^{\circ}C.\,\,C_{SFOUT}=1\mu F,\,\,C_{VDIG}=1\mu F,\,\,C_{CAP}=1\mu F,\,\,C_{SYS}=10\mu F,\,\,C_{BK1OUT_EFF}=10\mu F,\,\,C_{BK2OUT_EFF}=10\mu F,\,\,C_{L1IN}=1\mu F,\,\,C_{L2IN}=1\mu F,\,\,C_{L1OUT}=1\mu F,\,\,C_{L2OUT}=1\mu F,\,\,C_{CPP}=27nF,\,\,C_{BSTOUT_EFF}=10\mu F,\,\,C_{BSTOUT_EFF}=10\mu F,\,\,C_{BSTOUT_E$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Turn-On Time	t _{ON_BB}	Time from enable to full current capability		100		ms
UVLO On BBOUT	V _{BBOUT_UVLO}		1.65	1.75	1.9	V
Precharge Current	I _{PC_BB}	Precharge current. V _{SYS} = +2.7V, V _{BBOUT} = +1.65V	6	14	24	mA
Pulse Mode Input Current Limit	I _{PLS_IN}	BBstVSet = 0x0F (+4V), V _{SYS} < V _{BBOUT} - 0.5V, f _{SW} = f _{OSC_BBST} /10, BBstISet = 0x02 (100mA)		6.6		mA
Pulse Mode Switching Period Ratio	T_RATIO	f _{OSC_BB} /f _{SW} 128 steps	10		138	
Average Current During Short-Circuit to GND	I _{SHRT_BB}	V _{BBOUT} = 0V	0.4	0.75	1.1	А
Thermal Shutdown Threshold	T _{SHDN_BB}	T _J rising		150		°C
Thermal Shutdown Hysteresis	T _{SHDN} _ HYST_BB				10	°C
LDO1 (Typical values are	at V _{L1IN} = +1.2V,	V _{L1OUT} = +1V)				
	V _{L1IN}	LDO mode	1.16		2	V
Input Voltage Range		Switch mode	0.7		2]
Quiescent Supply Current	1	$I_{L1OUT} = 0\mu A$		1	2.1	μA
Quiescent Supply Current	IQ_L1	I _{L1OUT} = 0μA, Switch mode		0.35	0.7	μΑ
Output Leakage	I _{LK_L10UT}	V _{L1OUT} = GND, LDO 1 disabled		0.015	2.5	μA
Quiescent Supply Current in Dropout	I _{Q_L1_DRP}	I _{L1OUT} = 0μA, V _{L1IN} = +1.2V, LDO1VSet = 0x1D (+1.225V)		2.4	4.2	μA
Maximum Output Current	I _{L1OUT_MAX}		50			mA
Output Voltage	V _{L1OUT}	25mV step resolution	0.5		1.95	V
Output Accuracy	ACC_LDO1	$(V_{L1OUT} + 0.2V) \le V_{L1IN} \le +2V,$ $I_{L1OUT} = 1mA$	-3.4		+3.9	%
Dropout Voltage	V _{DRP_L1}	V _{L1IN} = +1V, LDO1VSet = 0x14 (+1V), I _{L1OUT} = 50mA			63	mV
Line Regulation Error	V _{LINE_REG_L1}	$V_{L1IN} = (V_{L1OUT} + 0.2V)$ to +2V	-0.5		+0.5	%/V
Load Regulation Error	V _{LOAD_REG_L1}	+1V ≤ V _{L1IN} ≤ +2V , I _{L1OUT} = 100µA to 50mA		0.003	0.013	%/mA
Line Transient	V _{LINE_TRAN_}	V _{L1IN} = +1V to +2V, 200ns rise time		±45		mV
LINE HANSIEIR	L1	V _{L1IN} = +1V to +2V, 1µs rise time		±25		IIIV
Load Transient	V _{LOAD_TRAN_}	I _{L1OUT} = 0 to 10mA, 200ns rise time		80		mV
Load Halloletti	L1	I _{L1OUT} = 0 to 50mA, 200ns rise time		130		1117

 $(V_{BAT}=+3.7V,\,T_{A}=-20^{\circ}C\,\,to\,\,+70^{\circ}C,\,\,unless\,\,otherwise\,\,noted.\,\,Typical\,\,values\,\,are\,\,at\,\,T_{A}=+25^{\circ}C.\,\,C_{SFOUT}=1\mu F,\,\,C_{VDIG}=1\mu F,\,\,C_{CAP}=1\mu F,\,\,C_{SYS}=10\mu F,\,\,C_{BK1OUT_EFF}=10\mu F,\,\,C_{BK2OUT_EFF}=10\mu F,\,\,C_{L1IN}=1\mu F,\,\,C_{L2IN}=1\mu F,\,\,C_{L1OUT}=1\mu F,\,\,C_{L2OUT}=1\mu F,\,\,C_{CPP}=27nF,\,\,C_{BSTOUT_EFF}=10\mu F,\,\,C_{BSTOUT_EFF}=10\mu F,\,\,C_{BSTOUT_E$

PARAMETER	SYMBOL	CONI	DITIONS	MIN	TYP	MAX	UNITS
Passive Discharge Resistance	R _{PDL_L1}			5	10	15	kΩ
Active Discharge Current	I _{ACTDL_L1}			7	25	55	mA
Switch Mode	P	Switch mode	V _{L1IN} = +1V, I _{L1OUT} = 50mA			1.02	Ω
On-Resistance	R _{ON_L1}	Switch mode	V_{L1IN} = +0.7V, I_{L1OUT} = 1mA			2.7	12
Turn-On Time		I _{L1OUT} = 0mA, time of LDO1VSet	e from 10% to 90%		0.38		ma
Turn-On Time	tON_L1	I _{L1OUT} = 0mA, time of V _{L1IN} , Switch me			0.065		- ms
Chart Circuit Current		V _{L1IN} = +1.2V, V _{L1}	OUT = 0V	165	310	405	
Short Circuit Current Limit	I _{SHRT_L1}	V_{L1IN} = +1.2V, V_{L1} mode	OUT = 0V, Switch	160	305	400	mA
Thermal Shutdown Temperature	T _{SHDN_L1}	T _J rising			150		°C
Thermal Shutdown Temperature Hysteresis	T _{SHDN} _ HYS_L1				20		°C
			V _{L1OUT} = +1.8V		120		
Output Noise		10Hz to 100kHz, V _{L1IN} = +2V	V _{L1OUT} = +1V		95	μ	μV _{RMS}
		·LIIIV —·	V _{L1OUT} = +0.5V		70		
UVLO	V _{L1IN_UVLO_F}	V _{L1IN} falling		0.53	0.77		V
OVLO	V _{L1IN_UVLO_R}	V _{L1IN} rising			0.78	1	V
LDO2 (Typical values at V	$L_{21N} = +3.7V, V_{L2}$	_{OUT} = +3V)					
Input Voltage Range	V	LDO mode		1.71		5.5	V
iliput voltage Kalige	V _{L2IN}	Switch mode		1.2		5.5	V
Quiescent Supply Current	la .a	I _{L2OUT} = 0μA			1	1.7	μA
Quiescent Supply Surrent	IQ_L2	I _{L2OUT} = 0μA, Swit	ch mode.		0.35	0.7	μΛ
Quiescent Supply Current in Dropout	I _{Q_L2_DRP}	$I_{L2OUT} = 0\mu A, V_{L2}$ LDO2VSet = 0x15			2.2	3.7	μА
Maximum Output Current	I _{L2OUT_MAX}	V _{L2IN} > +1.8V		100			mA
Output Voltage	V _{L2OUT}	100mV step resolu	tion	0.9		4	V
Output Accuracy	ACC_LDO2	$(V_{L2OUT} + 0.5V) \le I_{L2OUT} = 1mA$	V _{L2IN} ≤ +5.5V,	-2.9		+2.9	%
Dronout Valtere	V		2VSet = 0x16 (+3.1V),			100	mV
Dropout Voltage	V _{DRP_L2}	V _{L2IN} = +1.85V, LC (+1.9V), I _{L2OUT} = 1				130	mV

 $(V_{BAT}=+3.7V,\,T_{A}=-20^{\circ}C\,\,to\,\,+70^{\circ}C,\,\,unless\,\,otherwise\,\,noted.\,\,Typical\,\,values\,\,are\,\,at\,\,T_{A}=+25^{\circ}C.\,\,C_{SFOUT}=1\mu F,\,\,C_{VDIG}=1\mu F,\,\,C_{CAP}=1\mu F,\,\,C_{SYS}=10\mu F,\,\,C_{BK1OUT_EFF}=10\mu F,\,\,C_{BK2OUT_EFF}=10\mu F,\,\,C_{L1IN}=1\mu F,\,\,C_{L2IN}=1\mu F,\,\,C_{L1OUT}=1\mu F,\,\,C_{L2OUT}=1\mu F,\,\,C_{CPP}=27nF,\,\,C_{BSTOUT_EFF}=10\mu F,\,\,C_{BSTOUT_EFF}=10\mu F,\,\,C_{BSTOUT_E$

PARAMETER	SYMBOL	co	NDITIONS	MIN	TYP	MAX	UNITS
Line Regulation Error	V _{LINE_REG_L2}	V _{L2IN} = (V _{L2OU}	+ 0.5V) to +5.5V	-0.38		+0.38	%/V
Load Regulation Error	V _{LOAD_REG_} L2	+1.8V ≤ V _{L2IN} ≤ I _{L2OUT} = 100μA			0.002	0.005	%/mA
Line Transient	V _{LINE_TRAN_}	V _{L2IN} = +4V to +	-5V, 200ns rise time		±35		- mV
Line transient	 L2	V _{L2IN} = +4V to +	-5V, 1µs rise time		±25		IIIV
Load Transient	V _{LOAD_TRAN_}	I _{L2OUT} = 0mA to rise time	10mA, 200ns		100		- mV
Load Hallslellt	L2	I _{L2OUT} = 0mA to rise time	100mA, 200ns		200		IIIV
Passive Discharge Resistance	R _{PDL_L2}			5	10	15	kΩ
Active Discharge Current	I _{ACTDL_L2}			8	22	40	mA
Switch Mode On-Resistance			$V_{L2IN} = +2.7V,$ $I_{L2OUT} = 100mA$			0.7	
	R _{ON_L2}	Switch mode	$V_{L2IN} = +1.8V,$ $I_{L2OUT} = 50mA$			1	Ω
			-=:	$V_{L2IN} = +1.2V,$ $I_{L2OUT} = 5mA$			2.3
Turn-On Time	.	I _{L2OUT} = 0mA, to of LDO2VSet	ime from 10% to 90%		1.5		- ms
Turn-On Time	t _{ON_L2}	I _{L2OUT} = 0mA, to of V _{L2IN} . Switch	ime from 10% to 90% mode		0.26		1115
Short Circuit Current		V _{L2IN} = +2.7V, V	/ _{L2OUT} = 0V	225	360	555	
Limit	I _{SHRT_L2}	V _{L2IN} = +2.7V, V Switch mode	_{L2OUT} = 0V,	210	350	540	mA
Thermal Shutdown Temperature	T _{SHDN_L2}	T _J rising			150		°C
Thermal Shutdown Temperature Hysteresis	T _{SHDN_HYS_L2}				20		°C
			V _{L2OUT} = +3.3V		150		
Output Noise		10Hz to 100kHz, V _{L2IN}	V_{L2OUT} = +2.5 V		125		μV _{RMS}
		= +5V	V _{L2OUT} = +1.2V		90		
			$V_{L2OUT} = +0.9V$		80		
UVLO	V _{L2IN_UVLO}	V _{L2IN} falling		1.05	1.35		V
	- LZIIN_UVLU	V _{L2IN} rising			1.36	1.69	

 $(V_{BAT}=+3.7V,\,T_{A}=-20^{\circ}C\,\,to\,\,+70^{\circ}C,\,\,unless\,\,otherwise\,\,noted.\,\,Typical\,\,values\,\,are\,\,at\,\,T_{A}=+25^{\circ}C.\,\,C_{SFOUT}=1\mu F,\,\,C_{VDIG}=1\mu F,\,\,C_{CAP}=1\mu F,\,\,C_{SYS}=10\mu F,\,\,C_{BK1OUT_EFF}=10\mu F,\,\,C_{BK2OUT_EFF}=10\mu F,\,\,C_{L1IN}=1\mu F,\,\,C_{L2IN}=1\mu F,\,\,C_{L1OUT}=1\mu F,\,\,C_{L2OUT}=1\mu F,\,\,C_{CPP}=27nF,\,\,C_{BSTOUT_EFF}=10\mu F,\,\,C_{BSTOUT_EFF}=10\mu F,\,\,C_{BSTOUT_E$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
CHARGE PUMP						
Input Voltage	V _{CPIN}	Input voltage = V _{SYS}	2.7		5.5	V
Quiocont Supply Current	I _{Q_CP_5V}	I _{CPOUT} = 0μA, CPVSet = 1 (+5V)		2	3.5	
Quiescent Supply Current	I _{Q_CP_6.6V}	I _{CPOUT} = 0μA, CPVSet = 0 (+6.6V)		2.2	4.3	μA
CPOUT Output Voltage	V _{CPOUT}	CPVSet = 0, I_{CPOUT} = 10 μ A, V_{SYS} > +3.3V		6.6		V
		CPVSet = 1, I _{CPOUT} = 10μA		5		
Output Accuracy	ACC_CP	I _{CPOUT} < 120μA, V _{SYS} > +3.3V	-3		+3	%
Maximum Operative Output Current	ICPOUT_MAX	V _{SYS} > +3.3V, -5% load regulation error	250			μА
Efficiency	EFF_CP	CPVSet = 0 (+6.6V), I _{OUT} = 10μA, V _{SYS} = +3.7V		79		%
Max Charge Pump Frequency	FREQ_CP		88	100	110	kHz
Passive Discharge Resistance	R _{PSV_CP}			10		kΩ
HAPTIC DRIVER						1
Input Voltage	V _{HD_IN}	Input voltage = V _{SYS}	2.6		5.5	V
Quiescent Current	I _{HD_Q}	$V_{DRP}/V_{DRN} = 0$ to V_{SYS}		1300		μA
H-Bridge PWM Output Frequency	f _{HD_PWM_OUT}		22.5	25	27.5	kHz
H-Bridge PWM Output Duty Cycle Resolution	D _{HD_PWM_} OUT	7 bits		V _{SYS} / 128		%V _{SYS}
II Deider Orderd		HptOffImp = 1		15		kΩ
H-Bridge Output Impedance in Off State	R _{HD_OFF}	HptOffImp = 0		R _{HD_ON_LS}	1	Ω
H-Bridge Output Leakage in High-Z State	IHD_LK_OUT	During back EMF detection, V _{DRP} /V _{DRN} = 0 to V _{SYS}	-1		+1	μА
II Dridge On Desigton	R _{HD_ON_HS}	High-side PMOS switch on, 300mA load	0.04	0.18	0.5	
H-Bridge On-Resistance	R _{HD_ON_LS}	Low-side NMOS switch on, 300mA load	0.04	0.18	0.5	Ω
H-Bridge Overcurrent Protection Threshold	I _{HD_OC_THR}	Rising current through high-side or low-side	600	1000	1500	mA
H-Bridge Overcurrent Protection Hysteresis	IHD_OC_HYS			130		mA

 $(V_{BAT}=+3.7V,\,T_{A}=-20^{\circ}C\,\,to\,\,+70^{\circ}C,\,\,unless\,\,otherwise\,\,noted.\,\,Typical\,\,values\,\,are\,\,at\,\,T_{A}=+25^{\circ}C.\,\,C_{SFOUT}=1\mu F,\,\,C_{VDIG}=1\mu F,\,\,C_{CAP}=1\mu F,\,\,C_{SYS}=10\mu F,\,\,C_{BK1OUT_EFF}=10\mu F,\,\,C_{BK2OUT_EFF}=10\mu F,\,\,C_{L1IN}=1\mu F,\,\,C_{L2IN}=1\mu F,\,\,C_{L1OUT}=1\mu F,\,\,C_{L2OUT}=1\mu F,\,\,C_{CPP}=27nF,\,\,C_{BSTOUT_EFF}=10\mu F,\,\,C_{BSTOUT_EFF}=10\mu F,\,\,C_{BSTOUT_E$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
H-Bridge Thermal Shutdown Temperature Threshold	T _{HD_SHDN_} THR	Rising temperature		150		°C
H-Bridge Thermal Shutdown Temperature Hysteresis	T _{HD_SHDN_}			25		°C
PWM Input Frequency	f _{HD_INPWM}		10		250	kHz
LRA Resonance Frequency Tracking Range	fHD_LRA	See Haptic Driver section	120		305	Hz
Startup Latency	thd_start	Time from command to vibration response. See <i>Haptic Driver</i> section		10	12	ms
LED CURRENT SINKS						
Maximum Input Voltage	V _{IN_LED_MAX}				20	V
Quiescent Current	I _{Q_LED}	All LEDs on, V _{SYS} = 3.7V		245	370	μA
0	I _{LED_RNG}	LEDIStep = 00 (0.6mA steps)	0.6		15	
Current Sink Setting Range		LEDIStep = 01 (1mA steps)	1		25	mA
rango		LEDIStep = 10 (1.2mA steps)	1.2		30	
		I _{LED} _ = 13mA, T _A = +25°C, V _{LED} _ = +0.7V to +20V	-2		+2	%
		I _{LED} _ = 13mA, V _{LED} _ = +0.7V to +20V	-4		+4	
LED Current Accuracy	ACC_LED	I _{LED} = 0.6mA to 30mA, V _{LED} = +0.7V to +20V, T _A = 25°C	-5		+5	%
		I _{LED} _ = 0.6mA to 30mA, V _{LED} _ = +0.7V to +20V	-6		+6	%
		ILED_SET = 5mA, ILED_= 0.9 x 5mA		110	160	
LED Dropout Voltage	V _{LED_DROP}	I _{LED_SET} = 25mA, I _{LED_} = 0.9 x 25mA		145	215	mV
		I _{LED_SET} = 30mA, I _{LED_} = 0.9 x 30mA		175	270	
Leakage in Shutdown	I _{LK_LED}	V _{LED} _ = +20V			0.1	μA
Open-LED Detection Threshold	V _{LED_DET}	LED_ enabled, LEDIStep = 00, falling edge	61	92	140	mV

 $(V_{BAT}=+3.7V, T_{A}=-20^{\circ}C \text{ to } +70^{\circ}C, \text{ unless otherwise noted. Typical values are at } T_{A}=+25^{\circ}C. \ C_{SFOUT}=1\mu\text{F}, \ C_{VDIG}=1\mu\text{F}, \ C_{CAP}=1\mu\text{F}, \ C_{SYS}=10\mu\text{F}, \ C_{BK10UT_EFF}=10\mu\text{F}, \ C_{BK20UT_EFF}=10\mu\text{F}, \ C_{L1IN}=1\mu\text{F}, \ C_{L2IN}=1\mu\text{F}, \ C_{L1OUT}=1\mu\text{F}, \ C_{L2OUT}=1\mu\text{F}, \ C_{CAP}=27n\text{F}, \ C_{BSTOUT_EFF}=10\mu\text{F}, \ C_{BSTOUT_EFF}=10\mu\text{F}, \ C_{BSTOUT}=4.7\mu\text{H}, \ L_{BBOUT}=4.7\mu\text{H}). \ (Note 1)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
FUEL GUAGE						
Supply Voltage	V _{CELL}	(Note 3)	2.5		4.5	V
Fuel-Gauge SOC Reset		Configuration range, in 40mV steps	2.28		3.48	.,
(V _{RESET} Register)	V_{RST}	Trimmed at 3V	2.85	3.0	3.15	V
		Sleep mode		0.5	2	
Supply Current	I _{DD0}	Hibernate mode, reset comparator disabled (V _{RESET} .Dis = 1)		3	5	
Supply Current		Hibernate mode, reset comparator enabled (V _{RESET} .Dis = 0)		4	6	μA
	I _{DD1}	Active mode		23	40	
Time Base Accuracy	t _{ERR}	Active, hibernate modes (Note 4)	-3.5		+3.5	%
AD Sample Period		Active mode		250		ms
AD Sample Fellou		Hibernate mode		45		s
Voltage Error	V_{ERR}	V _{CELL} = 3.6V, T _A = +25°C (Note 5)	-9		+6	mV/cell
voltage Enoi	VERR	T _A = -20°C to +70°C	-23		+20	- IIIV/Cell
Votlage-Measurement Resolution				1.25		mV/cell
BAT-to-Cell On-Resistance	R _{ON_ISO}	V _{BAT} = 3.7V		15	30	Ω
Bus Low-Detection Timeout	t _{SLEEP}	(Notes 6, 7)		2.125		s
DIGITAL			`			
SDA, SCL, MPC_, PFN_ Input Leakage Current	I _{LK_IO}	Input pullup/pulldown resistances disabled, input voltage from 0 to +5.5V	-1		+1	μА
SDA, SCL, MPC_ Input Logic-High	V _{IO_IH}		1.4			V
SDA, SCL, MPC_ Input Logic-Low	V _{IO_IL}				0.5	V
PFN_ Input Logic-High	V _{PFN_IH}	(Note 2)		0.7 x V _{CCINT}		V
PFN_ Input Logic-Low	V _{PFN_IL}	(Note 2)		0.3 x V _{CCINT}		V
MPC_, PFN_ Input Pullup Resistance	R _{IO_UP}	Pullup resistance to V _{CCINT} (Note 2)		170		kΩ
MPC_, PFN_ Input Pulldown Resistance	R _{IO_PD}			170		kΩ
MPC_ Output Logic-High	V _{IO_OH}	I _{OH} = 1mA, MPC_ configured as push- pull output, pullup voltage is V _{BK2OUT}	V _{BK2OU} T - 0.4			V

 $(V_{BAT}$ = +3.7V, T_{A} = -20°C to +70°C, unless otherwise noted. Typical values are at T_{A} = +25°C. C_{SFOUT} = 1 μ F, C_{VDIG} = 1 μ F, C_{CAP} = $1\mu\text{F, C}_{\text{SYS}} = 10\mu\text{F, C}_{\text{BK1OUT_EFF}} = 10\mu\text{F, C}_{\text{BK2OUT_EFF}} = 10\mu\text{F, C}_{\text{L1IN}} = 1\mu\text{F, C}_{\text{L2IN}} = 1\mu\text{F, C}_{\text{L1OUT}} = 1\mu\text{F, C}_{\text{L2OUT}} = 1\mu\text{F, C}_{\text{CPP}} = 27\text{nF, C}_{\text{BSTOUT_EFF}} = 10\mu\text{F, C}_{\text{BBOUT_EFF}} = 10\mu\text{F, L}_{\text{BK1}} = 2.2\mu\text{H, L}_{\text{BK2}} = 2.2\mu\text{H, L}_{\text{BSTOUT}} = 4.7\mu\text{H, L}_{\text{BBOUT}} = 4.7\mu\text{H)}. (Note 1)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SDA, RST, INT, MPC_, PFN_ Output Logic-Low	V _{IO_OL}	I _{OL} = 4mA			0.4	V
SDA, SCL Bus Low- Detection Current	I _{PD}	V _{SDA} = V _{SCL} = +0.4V		0.2	0.4	μA
SCL Clock Frequency	f _{SCL}		0		400	kHz
Bus Free Time Between a STOP and START Condition	^t BUF		1.3			μs
START Condition (repeated) Hold Time	t _{HD_STA}		0.6			μs
Low Period of SCL Clock	t _{LOW}		1.3			μs
High Period of SCL Clock	t _{HIGH}		0.6			μs
Setup Time for a Repeated START Condition	^t SU_STA		0.6			μs
Data Hold Time	thd_dat		0		0.9	μs
Data Setup Time	tsu_dat		100			μs
Setup Time for a STOP Condition	tsu_sto		0.6			μs
Spike Pulse Widths Suppressed by Input Filter	t _{SP}		50			ns

- Note 1: All devices are 100% production tested at $T_A = +25^{\circ}C$. Limits over the operating temperature range are guaranteed by
- Note 2: V_{CCINT} is an internal voltage supply generated from either V_{BAT} or V_{CAP}. The source is determined by the following: $\text{IF } [(V_{\text{CHGIN}} > V_{\text{CHGIN_DET}} \text{ AND } V_{\text{CAP}} > V_{\text{CAP_OK}}) \text{ OR } V_{\text{CAP}} > (V_{\text{BAT}} + V_{\text{THSWOVER}})]$ THEN V_{CCINT} = V_{CAP}

 $V_{CCINT} = V_{BAT}$ Where $V_{THSWOVER} = [0-300]mV$

Note 3: All voltages are referenced to GND.

Note 4: Test performed on unmounted/unsoldered parts.

Note 5: The voltage is trimmed and verified with 16x averaging.


Note 6: Fuel Gauge enters shutdown mode after SCL < V_{IL} and SDA < V_{IL} for longer than t_{SLEEP}.


Note 7: Guaranteed by design.


Maxim Integrated | 33 www.maximintegrated.com


Typical Operating Characteristics


 $V_{BAT} = +3.7 \text{V}, \ C_{SFOUT} = 1 \mu\text{F}, \ C_{VDIG} = 1 \mu\text{F}, \ C_{CAP} = 1 \mu\text{F}, \ C_{SYS} = 10 \mu\text{F}, \ C_{BK1OUT_EFF} = 15 \mu\text{F}, \ C_{BK2OUT_EFF} = 10 \mu\text{F}, \ C_{L1IN} = 22 \mu\text{F}, \ C_{L2IN} = 22 \mu\text{F}, \ C_{L1OUT_EFF} = 15 \mu\text{F}, \ C_{L2OUT_EFF} = 10 \mu\text{F}, \ C_{CPP} = 27 \text{nF}, \ C_{BSTOUT_EFF} = 10 \mu\text{F}, \ C_{BBOUT_EFF} = 10 \mu\text{F}, \ C_{BK1} = 2.2 \mu\text{H}, \ C_{L2N} = 2.2 \mu\text{H}, \ C_{L2N} = 2.2 \mu\text{H}, \ C_{L2N} = 4.7 \mu$





















Typical Operating Characteristics (continued)


 $V_{BAT} = +3.7 \text{V, } C_{SFOUT} = 1 \mu\text{F, } C_{VDIG} = 1 \mu\text{F, } C_{CAP} = 1 \mu\text{F, } C_{SYS} = 10 \mu\text{F, } C_{BK1OUT_EFF} = 15 \mu\text{F, } C_{BK2OUT_EFF} = 10 \mu\text{F, } C_{L1IN} = 22 \mu\text{F, } C_{L2IN} = 22 \mu\text{F, } C_{L1OUT_EFF} = 15 \mu\text{F, } C_{L2OUT_EFF} = 10 \mu\text{F, } C_{CPP} = 27 n\text{F, } C_{BSTOUT_EFF} = 10 \mu\text{F, } C_{BBOUT_EFF} = 10 \mu\text{F, } C_{BK1} = 2.2 \mu\text{H, } C_{L1OUT_EFF} = 10 \mu\text{F, } C_{L1OUT_EFF$


















Typical Operating Characteristics (continued)


 $V_{BAT} = +3.7 \text{V}, \ C_{SFOUT} = 1 \mu\text{F}, \ C_{VDIG} = 1 \mu\text{F}, \ C_{CAP} = 1 \mu\text{F}, \ C_{SYS} = 10 \mu\text{F}, \ C_{BK1OUT_EFF} = 15 \mu\text{F}, \ C_{BK2OUT_EFF} = 10 \mu\text{F}, \ C_{L1IN} = 22 \mu\text{F}, \ C_{L2IN} = 22 \mu\text{F}, \ C_{L1OUT_EFF} = 15 \mu\text{F}, \ C_{L2OUT_EFF} = 10 \mu\text{F}, \ C_{CPP} = 27 n\text{F}, \ C_{BSTOUT_EFF} = 10 \mu\text{F}, \ C_{BBOUT_EFF} = 10 \mu\text{F}, \ L_{BK1} = 2.2 \mu\text{H}, \ L_{BK2} = 2.2 \mu\text{H}, \ L_{BSTOUT} = 4.7 \mu\text{H}, \ L_{BBOUT} = 4.7 \mu\text{H}, \ L_{A} = +25 \text{°C}, \ \text{unless otherwise noted}.$


















Typical Operating Characteristics (continued)


 $V_{BAT} = +3.7 \text{V, } C_{SFOUT} = 1 \mu\text{F, } C_{VDIG} = 1 \mu\text{F, } C_{CAP} = 1 \mu\text{F, } C_{SYS} = 10 \mu\text{F, } C_{BK1OUT_EFF} = 15 \mu\text{F, } C_{BK2OUT_EFF} = 10 \mu\text{F, } C_{L1IN} = 22 \mu\text{F, } C_{L2IN} = 22 \mu\text{F, } C_{L1OUT_EFF} = 15 \mu\text{F, } C_{L2OUT_EFF} = 10 \mu\text{F, } C_{CPP} = 27 n\text{F, } C_{BSTOUT_EFF} = 10 \mu\text{F, } C_{BBOUT_EFF} = 10 \mu\text{F, } C_{BK1} = 2.2 \mu\text{H, } C_{L1OUT_EFF} = 10 \mu\text{F, } C_{L1OUT_EFF$


















Typical Operating Characteristics (continued)


 $V_{BAT} = +3.7 \text{V, } C_{SFOUT} = 1 \mu\text{F, } C_{VDIG} = 1 \mu\text{F, } C_{CAP} = 1 \mu\text{F, } C_{SYS} = 10 \mu\text{F, } C_{BK1OUT_EFF} = 15 \mu\text{F, } C_{BK2OUT_EFF} = 10 \mu\text{F, } C_{L1IN} = 22 \mu\text{F, } C_{L2IN} = 22 \mu\text{F, } C_{L1OUT_EFF} = 15 \mu\text{F, } C_{L2OUT_EFF} = 10 \mu\text{F, } C_{CPP} = 27 n\text{F, } C_{BSTOUT_EFF} = 10 \mu\text{F, } C_{BBOUT_EFF} = 10 \mu\text{F, } C_{BK1} = 2.2 \mu\text{H, } C_{L1OUT_EFF} = 10 \mu\text{F, } C_{L1OUT_EFF$


















Typical Operating Characteristics (continued)


 $V_{BAT} = +3.7 \text{V}, \ C_{SFOUT} = 1 \mu\text{F}, \ C_{VDIG} = 1 \mu\text{F}, \ C_{CAP} = 1 \mu\text{F}, \ C_{SYS} = 10 \mu\text{F}, \ C_{BK1OUT_EFF} = 15 \mu\text{F}, \ C_{BK2OUT_EFF} = 10 \mu\text{F}, \ C_{L1IN} = 22 \mu\text{F}, \ C_{L2IN} = 22 \mu\text{F}, \ C_{L1OUT_EFF} = 15 \mu\text{F}, \ C_{L2OUT_EFF} = 10 \mu\text{F}, \ C_{CPP} = 27 \text{nF}, \ C_{BSTOUT_EFF} = 10 \mu\text{F}, \ C_{BBOUT_EFF} = 10 \mu\text{F}, \ C_{BK1} = 2.2 \mu\text{H}, \ C_{L2N} = 2.2 \mu\text{H}, \ C_{L2N} = 2.2 \mu\text{H}, \ C_{L2N} = 4.7 \mu$















Bump Configuration



Bump Description


BUMP	NAME	FUNCTION
A1	DRN	ERM/LRA Haptic Driver Negative Output.
A2	DRP	ERM/LRA Haptic Driver Positive Output.
A3	HDGND	Haptic Driver Ground.
A4, H4	SYS	System Load Connection. Connect to the system load. Both SYS bumps should be connected on PCB through a low-impedance trace. Bypass common node with a minimum 10µF capacitor to GND.
A5	L2OUT	LDO Output. Bypass with 1µF capacitor to GND.
A6	BK2GND	Buck 2 Ground.
A7	BK2LX	Buck2 Regulator Switch. Connect through 2.2µH inductor to BK2OUT.
B1	SCL	I ² C Serial Clock Input.
B2	SDA	I ² C Serial Data Input/Open-Drain Output.
В3	CPP	Charge Pump Capacitor Positive Terminal. Connect 22nF (min), 33nF (max) capacitor to CPN.
B4	CPN	Charge Pump Capacitor Negative Terminal. Connect to 22nF (min), 33nF (max) capacitor to CPP.
B5	CPOUT	Charge Pump Output. Bypass with 1µF capacitor to GND.
B6	L2IN	LDO2 Input. Bypass with 1µF capacitor to GND.
B7	BK2OUT	Buck2 Regulator Output. Bypass with 10µF capacitor to GND.
C1	LED2	Current Sink Output 2.
C2	DGND	Digital Ground.
C3	MPC4	Multipurpose Control I/O 4.
C4	MPC1	Multipurpose Control I/O 1.
C5	MPC0	Multipurpose Control I/O 0.
C6	CELL	Fuel Gauge Voltage. Bypass with 0.1µF capacitor to GND.
C7	BBOUT	Buck-Boost Regulator Output. Bypass with 10µF capacitor to GND.
D1	LED1	Current Sink Output 1.
D2	PFN1	Configurable Power Mode Control Pin (e.g., KIN).
D3	GSUB	Substrate Connection. Connect to Ground.
D4	VDIG	Internal Reference Supply. Bypass with 1µF capacitor to GND.
D5	CTG	Fuel Gauge. Connect to GND.
D6	QSTRT	Fuel Gauge Quick Start Input.
D7	BBGND	Buck-Boost Ground.
E1	LED0	Current Sink Output 0.
E2	PFN2	Configurable Power Mode Control Pin (e.g., KOUT).
E3	MON	Monitor Multiplexer Output.
E4	CAP	Internal Reference Supply. Bypass with 1µF capacitor to GND.
E5	AGND	Analog Ground.

Bump Description (continued)

BUMP	NAME	FUNCTION
E6	ALRT	Fuel Gauge Alert Output.
E7	BBHVLX	Buck-Boost Regulator Switch HV side. Connect through a 3.3μH or 4.7μH inductor to BBLVLX.
F1	BSTOUT	Boost Regulator Output. Bypass with 10µF capacitor to GND.
F2	SFOUT	Safe Out LDO. Bypass with 1uF capacitor to GND.
F3	SET	External Resistor For Battery Charge Current Level Setting. Do not connect any capacitance on this pin; maximum allowed capacitance (C _{SET} < 5µs/R _{SET})pF.
F4	TPU	Battery Temperature Thermistor Measurement Pullup (Internally Connected To V _{DIG} During Battery Temperature Thermistor Measurement). Do not exceed 1mA load on TPU.
F5	THM	Battery Temperature Thermistor Measurement Connection.
F6	RST	Reset Output. Active-Low, Open-Drain Output.
F7	BBLVLX	Buck-Boost Regulator Switch LV Side. Connect through a 3.3μH or 4.7μH inductor to BBHVLX.
G1	BSTGND	High-Voltage Boost Ground.
G2	ĪNT	Interrupt Open-Drain Output.
G3	MPC3	Multipurpose Control I/O 3.
G4	MPC2	Multipurpose Control I/O 2.
G5	L1OUT	LDO1 Output. Bypass with 1µF capacitor to GND.
G6	L1IN	LDO1 Input. Bypass with 1µF capacitor to GND.
G7	BK1OUT	Buck1 Regulator Output. Bypass with 10μF capacitor to GND.
H1	BSTHVLX	Boost Regulator Switch. Connect through a 4.7µH inductor to BSTLVLX.
H2	BSTLVLX	Boost Regulator Switch. Connect through a 4.7µH inductor to BSTHVLX.
НЗ	BAT	Battery Connection. Connect to positive battery terminal. Bypass with a minimum 1µF capacitor to GND.
H5	CHGIN	+28V/-5.5V Protected Charger Input. Bypass with 1µF capacitor to GND.
H6	BK1GND	Buck 1 Ground.
H7	BK1LX	Buck1 Regulator Switch. Connect through a 2.2µH inductor to BK1OUT.

Note: All capacitance values listed in this document refer to effective capacitance. Be sure to specify capacitors that will meet these requirements under typical operating conditions taking into consideration the effects of voltage and temperature.

Typical Application Diagram



Detailed Description

Power Regulation

The MAX20303 features two high-efficiency, low quiescent current buck regulators, a buck-boost regulator, a high-voltage boost regulator, a charge pump, and two low quiescent current, low-dropout (LDO) linear regulators that are configurable as load switches. Additionally, a safe-output LDO is available when there is a valid voltage present at CHGIN. This SFOUT regulator's output is configurable to 3.3V or 5V. Excellent light-load efficiency allows the switching regulators to run continuously without significant energy cost. The buck and boost regulators can operate in a fixed peak current mode for low-current applications, as well as an adaptive peak current mode to improve load regulation, extend the high-efficiency range, and minimize capacitor size when more current is required.

Power Switch and Reset Control

The MAX20303 features a power switch that provides the ability to execute a reset sequence or to turn off the main system power and enter Off mode to extend battery life.

Shutdown and reset events are triggered by an external control through the power function (PFN) control inputs, I²C commands, or if other conditions are met. The behavior of the PFN pins is preconfigured to support one of the multiple types of wearable application cases. Table 1 describes the behavior of the PFN1 and PFN2 pins based on the PwrRstCfg[3:0] bits, while Figure 1a thru Figure 1d shows basic flow diagrams associated with each mode. Both PFN pins have a 10ms debounce period to distinguish valid inputs followed by a PwrRstCfg dependent timing to execute the PFN function.

A soft reset sends a 10ms pulse on \overline{RST} and will either leave register settings unchanged or reset them to their default values depending on the device version (see Table 192 for device settings). A hard reset on any device initiates a complete Power-On Reset sequence.

The device enters Off mode on cold boot (initial battery attach, $V_{CHGIN} = 0V$) in response to a power-off I²C command, a valid PFN signal based on the PwrRstCfg[3:0] setting, or in the case of a UVLO condition on SYS. When the device is in Off mode, the BAT-SYS connection is opened and all functions are disabled except for the power function controller and LDO2 (if configured as always-on).

The MAX20303 will exit Off mode and turn the main power back on when there is a qualified PFN1 signal (PwrRstCfg[3:0] = 0000, 0001, 0110, 0111, 1000) or when a valid voltage is applied to CHGIN. In the powered-on state, the SYS node is enabled and other functions can be controlled through the I2C registers. When the poweron event occurs, the BAT-to-CELL switch is immediately closed and, 30ms later, the power path to SYS is enabled. This delay allows the fuel gauge to take an open cell measurement before the battery is loaded. Note that there is a relearning period to determine the state of the battery whenever the fuel gauge is disconnected. If the typical use case frequently switches the fuel gauge off and on, the user may consider permanently connecting CELL-to-BAT to avoid the relearning period. Figure 2 illustrates a complete boot sequence coming out of the Off state.




Figure 1a. PwrRstCfg = 0000 or 0001




Figure 1b. PwrRstCfg = 0010 or 0011




Figure 1c. PwrRstCfg = 0100 or 0101




Figure 1d. PwrRstCfg = 0110




Figure 1e. PwrRstCfg = 0111




Figure 1f. PwrRstCfg = 1000

Table 1. PwrRstCfg Settings

PwrRstCfg	PFN1	PFN1 PU/PD	PFN2	PFN2 PU/PD	Notes
0000	Enable	Pulldown	Soft-Reset Active-Low	Pullup	On/Off mode with 10ms debounce. Active-high On/Off control on PFN1. Logic-low on PFN2 generates 10ms pulse on RST. Note: In this mode, if PFN1 is high, PWR_OFF_CMD will cause the part to turn off, then immediately return to the ON state.
0001	Disable	Pullup	Soft-Reset Active-Low	Pullup	On/Off mode with 10ms debounce. Active-low On/Off control on PFN1. Logic-low on PFN2 generates 10ms pulse on RST. Note: In this mode, if PFN1 is high, PWR_OFF_CMD will cause the part to turn off, then immediately return to the ON state.
0010	Hard-Reset Active-High	Pulldown	Soft-Reset Active-High	Pulldown	Always-On mode (i.e., device can only be put in Off state through PWR_OFF_CMD). 10ms hard reset off time. 10ms soft reset pulse time. 200ms delay prior to both reset behaviors.
0011	Hard-Reset Active-Low	Pullup	Soft-Reset Active-Low	Pullup	Always-On mode (i.e., device can only be put in Off state through PWR_OFF_CMD). 50ms Hard-Reset off time. 10ms Soft-Reset pulse time. 200ms delay prior to both reset behaviors.
0100	Hard-Reset Active-High Triggered on CHGIN Insertion	Pulldown	Soft-Reset Active-High Triggered on CHGIN Insertion	Pulldown	Always-On mode (i.e., device can only be put in Off state through PWR_OFF_CMD). 50ms Hard-Reset off time. 10ms Soft-Reset pulse time. 15s delay prior to both reset behaviors. Either reset may be aborted
0101	Hard-Reset Active-Low Triggered by CHGIN Insertion	Pullup	Soft-Reset Active-Low Triggered on CHGIN Insertion	Pullup	Always-On mode (i.e., device can only be put in Off state through PWR_OFF_CMD). 70ms Hard-Reset off time. 10ms Soft-Reset pulse time. 15s delay prior to both reset behaviors. Either reset may be aborted.
0110	KIN	Pullup	KOUT	None	Off mode through specific long-press (12s) or PWR_OFF_CMD. On mode through specific short-press (400ms).
0111	KIN	Pullup	KOUT	None	Off mode through PWR_OFF_CMD. On mode through specific long-press (3s) or CHGIN insertion soft reset through specific long press (10s).
1000	KIN	Pullup	Soft-Reset Active-Low 12s Long Press	Pullup	Custom Two Button. Off mode through PWR_OFF_CMD. On mode through KIN long-press (3s) or CHGIN insertion. Soft reset through PFN2 long press (12s).
1001-1111		RI	FU		




Figure 2. The full MAX20303 Boot Sequence

Power Sequencing

The sequencing of the switching regulators, LDOs, and charge pump during power-on is configurable. See each regulator's sequencing bits for details. Regulators can turn on at one of three points during the power-on process: 75ms after the power-on event, at the time the \overline{RST} signal is released, or at two points in between. The two points between SYS and \overline{RST} are fixed proportionally to the duration of the Power-On Reset (POR) process (tRST). The timing relationship is presented graphically in Figure 3.

Alternatively, the regulators can remain off by default and turn on with an I^2C command after \overline{RST} is released.

LDO2 can be configured to be always-on as long as SYS or BAT is present.

The SYS voltage is monitored during the power-on sequence. If V_{SYS} falls below $V_{SYS_UVLO_F}$ during the sequencing process with a valid voltage at CHGIN, the process repeats from the point where SYS was enabled to allow more time for the voltage to stabilize. If there is not a valid voltage at CHGIN, the device returns to the OFF state to avoid draining the battery. Power is also turned off if BAT experiences a current greater than $I_{BAT_OC_R}$ for more than $I_{BAT_OC_D}$.




Figure 3. Reset Sequence Programming

Current Sink

In addition to several voltage regulators, the MAX20303 also includes three low-dropout linear current regulators from LED to GND. The sink current of each current regulator is independently programmable through its respective LED_ISet[4:0] bits in direct registers LED_ Direct (0x2D-0x2F). The current regulators can be programmed to sink 0.6mA to 30mA with configurable step sizes and are ideal for sinking current from external LEDs. The LEDIStep[1:0] bits in direct register LEDStepDirect (0x2C) control the size of the current steps for all current sinks. This step size also sets an effective limit on the sinking current as the number of steps remains constant while the step size varies. Current sinks are enabled through an I²C command, by an internal charger status signal, or by an external MPC pin allowing for LED status indicators. Note that the current sinks always draw quiescent current when tied to an MPC control or status signal regardless of the MPC_ or status state.

System Load Switch

An internal $80m\Omega$ (typ) MOSFET connects BAT to SYS when no voltage source is available on CHGIN. When an external source is detected at CHGIN, this switch opens and SYS is powered from the input source through the input current limiter. The SYS-to-BAT switch also prevents V_{SYS} from falling below V_{BAT} when the system load exceeds the input current limit. If V_{SYS} drops to V_{BAT} due to the current limit, the BAT-SYS switch turns on so the load is supported by the battery. If the system load continuously exceeds the input current limit, the battery is not charged. This is useful for handling loads that are nominally below the input current limit but have high current peaks exceeding the input current limit. During these peaks, battery energy is used, but at all other times the battery charges.

Smart Power Selector

The smart power selector seamlessly distributes power from the external CHGIN input to the BAT and SYS nodes. With both an external adapter and battery connected, the smart power selector basic functions are:

- When the system load requirements are less than the input current limit, the battery is charged with residual power from the input.
- When the system load requirements exceed the input current limit, the battery supplies supplemental current to the load.
- When the battery is connected and there is no external power input, the system is powered from the battery.

Input Limiter

The input limiter distributes power from the external adapter to the system load and battery charger. In addition to the input limiter's primary function of passing power to the system load and charger, it performs several additional functions to optimize use of available power.

Invalid CHGIN Voltage Protection: If CHGIN is above the overvoltage threshold, the device enters overvoltage lockout (OVL). OVL protects the MAX20303 and downstream circuitry from high-voltage stress up to +28V and down to -5.5V. During positive OVL, the internal circuit remains powered and an interrupt is sent to the host. The negative voltage protection disconnects CHGIN and the device is powered only by BAT. The charger turns off and the system load switch closes, allowing the battery to power SYS. CHGIN is also invalid if it is less than VBAT, or less than the USB undervoltage threshold. With an invalid input voltage, the BAT-SYS load switch closes and allows the battery to power SYS.

CHGIN Input Current Limit: The CHGIN input current is limited to prevent input overload. The input current limit is controlled by I 2 C. To accommodate systems with a high in-rush current, the limiter includes a programmable blanking time during which the input current limit increases to I $_{LIM\ MAX}$.

Thermal Limiting: In case the die temperature exceeds the normal limit (T_{CHG LIM}), the MAX20303 attempts to limit temperature increase by reducing the input current from CHGIN. In this condition, the system load has priority over the charger current, so the input current is first reduced by lowering the charge current. If the junction temperature continues to rise and reaches the maximum operating limit (T_{CHGIN SHDN}), no input current is drawn from CHGIN and the battery powers the entire system load. Adaptive Battery Charging: While the system is powered from CHGIN, the charger draws power from SYS to charge the battery. If the total load exceeds the input current limit, an adaptive charger control loop reduces charge current to prevent V_{SYS} from collapsing. When the charge current is reduced below 50% due to I_{LIM} or T_{CHG} LIM limits, the timer clock operates at half speed. When the charge current is reduced below 20% due to $I_{\mbox{\footnotesize LIM}}$ or $T_{\mbox{\footnotesize CHG}}$ $_{\mbox{\footnotesize LIM}}$ limits, the timer clock is paused.

Fast-Charge Current Setting: The MAX20303 uses an external resistor connected from SET to GND to set the fast-charge current. The precharge and charge-termination currents are programmed as a percentage of this value by opcode 0x14. The fast-charge current resistor can be calculated as:

 $R_{SET} = K_{SET} \times V_{SET}/I_{FChq}$

where K_{SFT} has a typical value of 2000A/A and V_{SFT} has a typical value of +1V. The range of acceptable resistors for R_{SFT} is $4k\Omega$ to $400k\Omega$.

A capacitive load on SET can cause instability of the charger if the condition ($C_{SFT} < 5\mu s/R_{SFT}$) pF is violated.

SAR ADC/Monitor MUX

In order to simplify system monitoring, the MAX20303 includes a voltage monitor multiplexer (MUX). The I2C controlled MUX connects the MON pin to the scaled value of one of six voltage regulators, BAT, or SYS. A resistive divider scales the voltage to one of four ratios determined by MONRatioCfg[1:0] (opcode 0x50, Table 117). Because the MUX can only tolerate voltages up to +5.5V, V_{CHGIN}, V_{CPOUT}, and V_{BSTOUT} are not available to MON.

An internal ADC reads the remaining voltage rails and performs system tasks such as JEITA temperature monitoring and SYS tracking during haptic driver operations. Manual ADC measurements are initiated by writing the desired channel to ADC_Measure_Launch (opcode 0x53, Table 121) and reading the response from APDataIn0-3. The ADC can also measure the MON voltage when the MUX is enabled with a 1:1 ratio. The full-scale range of the ADC for different voltage rails is detailed in Table 2.

JEITA Monitoring with Charger Control

To enhance safety when charging Li+ batteries, the MAX20303 includes JEITA-compliant temperature monitoring. A resistive divider is formed on THM by attaching a pullup resistor to TPU and connecting the thermistor of a battery-pack (do not exceed 1mA load on TPU). The divider output is read by the internal ADC when JEITA monitoring is enabled and the resulting temperature measurement places the battery into one of




Figure 4a. Sample JEITA Pre Charge Profile

Table 2. SAR ADC Full-Scale Voltages and Conversions

VOLTAGE RAIL	AVAILABLE RANGE	CONVERSION (V)
SYS	+2.6V to +5.5V	(Result[7:0] * 5.5)/255
MON	0V to +5.5V	(Result[7:0] * 5.5)/255
THM	0% to 100% V _{DIG}	(Result[7:0] * 100)/255
CHGIN	+3V to +8V	(Result[7:0] * 8.25)/255
CPOUT	+3V to +8V	(Result[7:0] * 8.25)/255
BSTOUT	+3V to +21V	(Result[7:0] * 21.0)/255

five temperature zones: cold, cool, room, warm, and hot. Zone-specific temperature limits and charging behavior are fully configurable through the ChargerThermalLimits Config Write (opcode 0x16, Table 69) and ChargerThermalReg Config Write (opcode 0x18, Table 73) commands detailed in Table 69 and Table 73. Some example profiles are included in Figure 4. It is important to note that, because battery temperature is measured by the internal ADC, JEITA monitoring is unavailable when automatic level compensation is enabled in the haptic driver.

Haptic Driver

The MAX20303 features a versatile, integrated haptic driver. The driver allows for real time control of haptic devices through PWM or I2C as well as the ability to run haptic patterns from internal RAM. For added flexibility, the driver is capable of driving both Linear Resonant Actuator (LRA) and Eccentric Rotating Mass (ERM) actuators.




Figure 4b. Sample JEITA Fast Charge Profile




Figure 4c. Sample JEITA Maintain Charge Profile




Figure 5. Charger State Diagram

ERM

An ERM is the simplest haptic actuator to drive. The driving signal is taken directly as the output of an integrated H-bridge, allowing for bidirectional operation of the actuator. To configure the MAX20303 to drive an ERM, the HptSel bit must be set to 0 using the opcode 0xA0 or 0xAD (Table 127 and Table 153).

LRA

Unlike the on-off control of an ERM, LRAs require a sinusoidal driving signal. The MAX20303 realizes this with a Class-D amplifier that converts the driver input to a sinusoidal output. Note that any changes made to the output amplitude take effect in the next period of the sinusoid.

An LRA's vibration magnitude is maximized when the driving signal matches the LRA's resonant frequency. To ensure the haptic driver closely tracks this frequency, the MAX20303 includes an auto-resonance tracking feature. Resonance tracking is enabled by setting the EmfEn bit to 1 with opcode 0xA0 or 0xAD. The range of resonant frequencies that can be reliably driven is 120Hz to 305Hz. Enabling resonance tracking is strongly recommended when driving an LRA to ensure maximum driving efficiency and amplitude.

To select LRA mode, set the HptSel bit to 1 using opcode 0xA0 or 0xAD.

Driver Amplitude

The haptic driver features a configurable voltage basis for the amplitude of the driving signal. Setting this basis, referred to as the full-scale voltage (VFS), configures the maximum amplitude of the driver output. It is set using HptVfs[7:0] with opcode 0xA2 or 0xB2 (Table 131 and Table 163) and has a range of 0V to 5.5V (LSB = 21.57mV). Since the H-bridge is supplied by VSYS, the actual full-scale voltage of the driver at any given moment is the minimum of the value stored in HptVfs[7:0] and VSYS.

Once V_{FS} has been set, all driver amplitudes are scaled as a percentage of the full-scale voltage. The resolution of the amplitude is always $V_{SYS}/128$. Therefore, the effective resolution of the amplitude scales with the V_{FS}/V_{SYS} ratio. For example, if $V_{FS} = V_{SYS}/2$, the effective resolution is 6 bits.

Automatic Level Compensation

Because V_{SYS} can vary over time, the driver must adjust its output duty cycle to maintain a constant reference to the full-scale voltage. An Automatic Level Compensation (ALC) function measures V_{SYS} and handles this adjustment. ALC can be enabled by setting the AlcMod bit to 1 using opcode

0xA0 or 0xAD and uses the MAX20303's internal ADC to monitor V_{SYS} . The ALC function then scales the haptic driver's duty cycle as needed to maintain the programmed driver amplitude. If ALC is not enabled, V_{SYS} is assumed to be V_{ES} .

Haptic UVLO

Additionally, V_{SYS} is measured after the driver is enabled but prior to starting a vibration. At any moment, if V_{SYS} goes below the programmed UVLO value, which is set through HptSysUVLO[7:0] with opcode 0xA6 (<u>Table 139</u>), the vibration event is aborted and the haptic driver is locked. See the <u>Haptic Driver Lock</u> section for details regarding restarting vibration if a haptic UVLO condition is reached.

The time required to perform the V_{SYS} measurement, as well as other startup delays, results in an initial latency of the haptic driver. To avoid partial pattern skipping in real-time modes, vibration patterns should be provided at least t_{HD_START} after enabling the desired real-time vibration mode (PPWM or RTI²C).

Vibration Timeout

A vibration timeout parameter is programmable through I²C. If a vibration lasts longer than the programmed timeout period, the vibration is aborted. The timeout period is stored in HptDrvTmo[5:0] (LSB = 1s), which can be written using opcode 0xB7 (Table 173). Writing code "000000" disables the timeout function. See the <u>Haptic Driver Lock</u> section for details regarding restarting vibration if a timeout is reached.

Overcurrent/Thermal Protection

The haptic driver also includes overcurrent and thermal shutdown protection. While the haptic driver is active, the MAX20303 monitors the current from DRP and DRN. If overcurrent protection is enabled (HptoCProtDis = 0) and the DRP or DRN current exceeds $I_{HD_OC_THR}$, the haptic driver issues a fault, aborts vibration, and enters the locked state.

Thermal protection allows the MAX20303 to immediately shut down the haptic driver should the die temperature exceed $T_{HD_OC_THR}$. This feature is enabled by setting HptThmProtDis = 0.

See the <u>Haptic Driver Lock</u> section for details regarding restarting vibration if an overcurrent or overtemperature condition is reached.

Haptic Driver Lock

If the MAX20303 detects a fault in the haptic driver, vibrations in progress are aborted and the haptic driver is locked by the HptLock bit. The user must manually clear the HptLock bit using opcode 0xA8 (<u>Table 143</u>) in order to run a new vibration attempt. A fault occurs under any of the following conditions: V_{SYS} drops below the threshold programmed in HptSysUVLO[7:0] (SystemError 0x25), an overcurrent is detected on DRN or DRP (SystemError = 0x20, 0x21, 0x22, or 0x23), the die temperature exceeds the thermal protection threshold (SystemError = 0x24), or a vibration duration exceeds the timeout period stored in HptDrvTmo[5:0] (SystemError 0x04). Writing any value other than 0x00 with opcode 0xA8 will set HptLock high and disable the driver output.

Interface Modes

There are a total of four interface modes for controlling the haptic driver. These include two real-time modes and two stored memory modes. The haptic driver mode is set through HptDrvMode[4:0] with the direct-access I²C register 0x31. Selecting an operation mode also enables the driver. In addition, HptDrvEn must be set and kept to 1 before setting HptDrvMode[4:0] and for the whole duration of vibration. Once vibration finishes, HptDrvMode[4:0] must be set to "00000" before the haptic driver may be disabled via HptDrvEn = 0 for power savings.

Pure-PWM (PPWM)

PPWM mode offers real-time control of the haptic driver. Patterns are generated by applying a PWM signal to the MPC_pin selected by HptDrvMode[4:0]. The duty cycle of the applied signal determines the amplitude of the driving signal, scaled by VFS. The driving direction is centered about a 50% duty cycle. A duty cycle of 0% to 47.5% produces a (100 to 0)%VFS amplitude in the negative direction and a duty cycle of 52.5% to 100% produces a (0 to 100)%VFS amplitude in the positive direction. The region between 47.5% and 52.5% duty cycle is a dead zone and inputs within this range correspond to a null output.

A timeout feature prevents idle PWM inputs from causing unwanted vibrations of the haptic motor. If the input signal remains at 0% duty cycle or 100% duty cycle for more than 2.56ms, the output is null and vibration stops. As such, the MPC_ input must remain dynamic to produce a continuous output.

Real-Time I²C (RTI²C)

Similar to PPWM mode, RTI²C mode offers real-time control of the haptic driver. The direct register HptRTI2CAmp (0x32) determines the amplitude of the output signal. The lower seven bits of the register (HptRTI2CAmp[6:0]) set the amplitude as a percentage of V_{FS} and the MSB (HptRTI2CSign) sets the direction of rotation. 100% amplitude, reverse drive, for example, is produced by setting HptRTI2CAmp to 0x7F (0b01111111).

Once RTI²C mode is enabled through HptDrvMode[4:0], the haptic driver continuously outputs the amplitude and direction defined by the latest data in HptRTI2CAmp. In order to generate haptic patterns, the HptRTI2CAmp register must receive new data.

External Triggered Stored Pattern (ETRG)

In ETRG mode, a rising edge on an MPC_pin or a 0-to-1 transition of the HptExtTrig bit in direct I2C register 0x31 initiates a vibration sequence. The sequence is contained in six registers and comprises an overdrive (startup) amplitude, active drive amplitude, braking amplitude, and the duration of each driving behavior.

Amplitudes contained in ETRGOdAmp[7:0], ETRGActAmp[7:0], and ETRGBrkAmp[7:0], which are set through opcode 0xA2-0xA4 or 0xB3 (Table 131 thru Table 136 and Table 165), follow the same format as HptRTI2CSign + HptRTI2CAmp[6:0] in direct I²C register 0x32 (i.e., the lower-seven bits store the amplitude as a percentage of V_{FS} and the MSB determines the direction).

The trigger input is selected when the driver enters ETRG mode via HptDrvMode[4:0] in direct I²C register 0x31. In order to properly register the rising edge, the trigger signal must remain high for a few clock cycles of the driver. Once the sequence begins, the haptic driver follows the duration values stored in ETRGOdDur[7:0], ETRGActDur[7:0], and ETRGBrkDur[7:0]. It is possible, however, to extend the active drive time by leaving the trigger high longer than the time specified in ETRGActDur[7:0]. Doing so will cause the driver to output the amplitude stored in ETRGActAmp[7:0] until a falling edge is detected. Once the trigger signal falls low, the brake sequence executes.

RAM Stored Haptic Pattern (RAMHP)

The final method of controlling the haptic driver is RAMHP mode. The MAX20303 contains an internal 256 x 24 bit RAM in which haptic patterns are stored. By storing haptic sequences in RAM at startup, the driver can perform sophisticated haptic sequences upon receipt of a trigger signal as in ETRG mode. The direct $\rm I^2C$ register HptPatRAMAddr (0x33) specifies the RAM address where the sequence begins.

RAM should be loaded when the MAX20303 comes out of Off mode. To write data to the RAM, the HptRAMEn bit in direct register HptDirect1 (0x31) must first be set high. Next, writing a value to the direct register HptRAMAddr (0x28) specifies the RAM address in which data written to HptDataH, HptDataM, and HptDataL (0x29, 0x2A, and 0x2B, respectively) is stored. It is possible to read back data from RAM. Writing an address to HptRAMAddr, then initiating an I²C read transaction of register 0x29, will allow readback of the three bytes stored in the RAM address. RAM read and write procedures are depicted graphically in Figure 6.

A haptic pattern is composed of multiple pattern samples. Pattern samples define the amplitude, duration, wait time, transition, and repetition of a segment of a haptic pattern. These samples are defined in three bytes and written to RAM through HptDataH, HptDataM, and HptDataL. HptDataH contains the sign of the sample's amplitude (AxSign), the upper-five bits of the amplitude (Ax[6:2]), and instructions to the haptic driver on handling the pattern sample (nLSx). HptDataM contains the lower two bits of the sample's amplitude (Ax[1:0]), the duration of the sample (Dx), and the upper bit of the wait time before the next sample in the pattern (Wx[4]). HptDataL contains the lower four bits of the wait time (Wx[3:0]) and the repetition behavior (RPTx). Table 3 describes the definition of a pattern sample and Figure 7 provides a sample haptic pattern with corresponding waveform.




Figure 6. Read and Write Processes for RAM

Table 3. RAMHP Pattern Storage Format

ADDRESS	0x28-0x2E	3									
BIT	B7	В6	B5	B4	В3	B2	B1	В0			
HptRAMAddr				HptRA	MAddr[7:0]						
HptDataH	nL	Sx[1:0]	AmpSign			Amp[6:2]					
HptDataM	An	np[1:0]			Dur[4:0]			Wait[4]			
HptDataL		V	/ait[3:0]			RPT	Tx[3:0]				
HptRAMAddr [7:0]	The RAM	address in whi	ch the pattern sa	imple is stored							
nLSx[1:0]	00 = Curre 01 = Curre 10 = Interp	ent sample is the ent sample is no oolate current s	ample in the patte ne last sample in ot the last sampl sample with next ne last sample in	the pattern e in the patterr sample		e pattern RPTx[:	3:0] times				
AmpSign[1:0]	Sign of ha 0 = Positiv 1 = Negati	е	in current sample	е							
Amp[6:2]	Sets the amplitude of pattern sample x as a 7-bit percentage of V _{FS} and a 1-bit direction. See HptVfs[7:0] in Table 131.										
Dur[4:0]	Sets the di 00000 = 0i 00001 = 5i 11110 = 15 11111 = 15	ms ms 50ms	the driver output	ts the amplitud	e of the current	t sample in incre	ements of 5ms				
Wait[4:0]	Sets the di 00000 = 0i 00001 = 5i 11110 = 15 11111 = 15	ms ms 50ms	the driver waits	at zero amplitu	de before the r	next sample in i	ncrements of 5	ms			
RPTx[3:0]	this sets th 0000 = Re 0001 = Re 1110 = Re		s to repeat the sa mes to repeat th			ext sample in the	e pattern. If nLS	Sx[1:0] = 11,			




Figure 7a. Sample Pattern Stored in RAM




Figure 7b. Haptic Driver Output of Stored Pattern

Fuel Gauge

ModelGauge Theory of Operation

The MAX20303 fuel gauge is based on the MAX17048 stand-alone fuel gauge and simulates the internal, nonlinear dynamics of a Li+ battery to determine its State of Charge (SOC). The sophisticated battery model considers impedance and the slow rate of chemical reactions in the battery. ModelGauge performs best with a custom model, obtained by characterizing the battery at multiple discharge currents and temperatures to precisely model it. At power-on reset (POR), the ICs have a preloaded ROM model that performs well for some batteries. For more details on the fuel gauge, refer to the MAX17048 data sheet.

Fuel-Gauge Performance

In coulomb counter-based fuel gauges, SOC drifts because offset error in the current-sense ADC measurement accumulates over time. Instantaneous error can be very

small, but never precisely zero. Error accumulates over time in such systems (typically, 0.5%–2% per day) and requires periodic corrections. Some algorithms correct drift using occasional events and, until such an event occurs, the algorithm's error is boundless:

- Reaching predefined SOC levels near full or empty
- Measuring the relaxed battery voltage after a long period of inactivity
- Completing a full charge/discharge cycle

ModelGauge requires no correction events because it uses only voltage, which is stable over time. The ModelGauge remains accurate despite the absence of any of the above events; it neither drifts nor accumulates error over time.

To correctly measure performance of a fuel gauge as experienced by end-users, exercise the battery dynamically. Accuracy cannot be fully determined from only simple cycles.

Battery Voltage and State of Charge

Open-circuit voltage (OCV) of a Li+ battery uniquely determines its SOC; one SOC can have only one value of OCV. In contrast, a given V_{CELL} can occur at many different values of OCV because V_{CELL} is a function of time, OCV, load, temperature, age, impedance, etc.; one value of OCV can have many values of V_{CELL} . Therefore, one SOC can have many values of V_{CELL} , so V_{CELL} cannot uniquely determine SOC.

Even the use of sophisticated tables to consider both voltage and load results in significant error due to the load transients typically experienced in a system. During charging or discharging, and for approximately 30 min after, V_{CELL} and OCV differ substantially, and V_{CELL} has been affected by the preceding hours of battery activity. ModelGauge uses voltage comprehensively.

Temperature Compensation

For best performance, the host microcontroller must measure battery temperature periodically, and compensate the RCOMP ModelGauge parameter accordingly, at least once per minute. Each custom model defines constants RCOMP0 (0x97, default), TempCoUp (-0.5, default), and TempCoDown (-5.0, default). To calculate the new value of CONFIG.RCOMP:

```
// T is battery temperature (degrees Celsius)
if (T > 20) {
          RCOMP = RCOMP0 + (T - 20) x TempCoUp;
}
else {
          RCOMP = RCOMP0 + (T - 20) x TempCoDown;
}
```

Impact of Empty-Voltage Selection

Most applications have a minimum operating voltage below which the system immediately powers off (empty voltage). When characterizing the battery to create a custom model, choose empty voltage carefully. Capacity unavailable to the system increases at an accelerating rate as empty voltage increases.

To ensure a controlled shutdown, consider including operating margin into the fuel gauge based on some low threshold of SOC, for example shutting down at 3% or 5%. This utilizes the battery more effectively than adding error margin to empty voltage.

Battery Insertion

When the battery is first inserted into the system, the fuel-gauge IC has no previous knowledge about the battery's SOC. Assuming that the battery is relaxed, the IC translates its first V_{CELL} measurement into the best initial estimate

of SOC. Initial error caused by the battery not being in a relaxed state diminishes over time, regardless of loading following this initial conversion. While SOC estimated by a coulomb counter diverges, ModelGauge SOC converges, correcting error automatically. Initial error has no long-lasting impact.

Battery Insertion Debounce

Any time the IC powers on or resets (see the $\underline{VRESET/ID\ Register\ (0x18)}$ section), it estimates that OCV is the maximum of 16 V_{CELL} samples (1ms each, full 12-bit resolution). OCV is ready 17ms after battery insertion, and SOC is ready 175ms after that.

Battery Swap Detection

If V_{CELL} falls below V_{RST} , the IC quick-starts once V_{CELL} returns above V_{RST} . This handles battery swap; the SOC of the previous battery does not affect that of the new one. See the <u>Quick-Start</u> and <u>VRESET/ID Register (0x18)</u> sections.

Quick-Start

If the IC generates an erroneous initial SOC, the battery insertion and system power-up voltage waveforms must be examined to determine if a quick-start is necessary, as well as the best time to execute the command. The IC samples the maximum VCELL during the first 17ms. See the <u>Battery Insertion Debounce</u> section. Unless V_{CELL} is fully relaxed, even the best sampled voltage can appear greater or less than OCV. Therefore, quick-start must be used cautiously.

Most systems should not use quick-start because the ICs handle most startup problems transparently, such as intermittent battery-terminal connection during insertion. If battery voltage stabilizes faster than 17ms, do not use quick-start.

The quick-start command restarts fuel-gauge calculations in the same manner as initial power-up of the IC. If the system power-up sequence is so noisy that the initial estimate of SOC has unacceptable error, the system microcontroller may be able to reduce the error by using quick-start. A quick-start is initiated by a rising edge on the QSTRT pin, or by writing 1 to the quick-start bit in the MODE register.

Power-On Reset (POR)

POR includes a quick-start, so only use it when the battery is fully relaxed. See the *Quick-Start* section. This command restores all registers to their default values. After this command, reload the custom model. See the *CMD Register (0xFE)* section.

Hibernate Mode

The ICs have a low-power hibernate mode that can accurately fuel gauge the battery when the charge/discharge rate is low. By default, the device automatically enters and exits hibernate mode according to the charge/discharge rate, which minimizes quiescent current (below 5µA) without compromising fuel-gauge accuracy. The ICs can be forced into hibernate or active modes. Force the IC into hibernate mode to reduce power consumption in applications with less than C/4-rate maximum loading. For applications with higher loading, Maxim recommends the default configuration of automatic control of hibernate mode.

In hibernate mode, the device reduces its ADC conversion period and SOC update to once per 45s. See the $\underline{HIBRT\ Register\ (0x0A)}$ section for details on how the IC automatically enters and exits hibernate mode.

Alert Interrupt

The ICs can interrupt a system microcontroller with five configurable alerts. All alerts can be disabled or enabled with software. When the interrupt occurs, the system microcontroller can determine the cause from the STATUS register.

When an alert is triggered, the IC drives the ALRT pin logic-low and sets CONFIG.ALRT = 1. The ALRT pin remains logic-low until the system software writes CONFIG.ALRT = 0 to clear the alert. The alert function is enabled by default, so any alert can occur immediately upon power-up. Entering sleep mode clears no alerts.

Sleep Mode

In sleep mode, the IC halts all operations, reducing current consumption to below 1 μ A. After exiting sleep mode, the IC continues normal operation. In sleep mode, the IC does not detect self-discharge. If the battery changes state while the IC sleeps, the IC cannot detect it, causing SOC error. Wake up the IC before charging or discharging. To enter sleep mode, write MODE.EnSleep = 1 and either:

Hold SDA and SCL logic-low for a period for $t_{\mbox{\scriptsize SLEEP}}$. A rising edge on SDA or SCL wakes up the IC.

Write CONFIG.SLEEP = 1. To wake up the IC, write CONFIG.SLEEP = 0. Other communication does not wake up the IC. POR does wake up the IC.

Therefore, applications that can tolerate 4µA should use hibernate mode rather than Sleep mode.

I²C Interface

The MAX20303 uses the two-wire I²C interface to communicate with a host microcontroller. The configuration settings and status information provided through this interface are detailed in the register descriptions. To simplify the use of existing code and drivers designed for interfacing with the ModelGauge fuel gauge, the MAX20303 appears as two devices on an I²C bus. The main device controlling the regulators, charger, and other system functions has the seven-bit slave address 0b0101000 (0x50 for writes, 0x51 for reads). Accessing the fuel gauge is done using the seven-bit slave address 0b0110110 (0x6C for writes, 0x6D for reads).

Applications Information

I²C Interface

The MAX20303 contains an I²C-compatible interface for data communication with a host controller (SCL and SDA). The interface supports a clock frequency of up to 400kHz. SCL and SDA require pullup resistors that are connected to a positive supply.

Start, Stop, And Repeated Start Conditions

When writing to the MAX20303 using I²C, the master sends a START condition (S) followed by the MAX20303 I²C address. After the address, the master sends the register address of the register that is to be programmed. The master then ends communication by issuing a STOP condition (P) to relinquish control of the bus, or a REPEATED START condition (Sr) to communicate to another I²C slave. See Figure 8.




Figure 8. I²C START, STOP and REPEATED START Conditions

Slave Address

Set the Read/Write bit high to configure the MAX20303 to read mode. Set the Read/Write bit low to configure the MAX20303 to write mode. The address is the first byte of information sent to the MAX20303 after the START condition.

Bit Transfer

One data bit is transferred on the rising edge of each SCL clock cycle. The data on SDA must remain stable during the high period of the SCL clock pulse. Changes in SDA while SCL is high and stable are considered control signals (see the <u>Start, Stop, And Repeated Start Conditions</u> section). Both SDA and SCL remain high when the bus is not active.

Single-Byte Write

In this operation, the master sends an address and two data bytes to the slave device (<u>Figure 9</u>). The following procedure describes the single byte write operation:

The master sends a START condition

The master sends the 7-bit slave address plus a write bit (low)

The addressed slave asserts an ACK on the data line

The master sends the 8-bit register address

The slave asserts an ACK on the data line only if the address is valid (NAK if not)

The master sends 8 data bits

The slave asserts an ACK on the data line

The master generates a STOP condition

Burst Write

In this operation, the master sends an address and multiple data bytes to the slave device ($\underline{\text{Figure 10}}$). The slave device automatically increments the register address after each data byte is sent, unless the register being accessed is 0x00, in which case the register address remains the same. The following procedure describes the burst write operation:

The master sends a START condition

The master sends the 7-bit slave address plus a write bit (low)

The addressed slave asserts an ACK on the data line

The master sends the 8-bit register address

The slave asserts an ACK on the data line only if the address is valid (NAK if not)

The master sends 8 data bits

The slave asserts an ACK on the data line

Repeat 6 and 7 N-1 times

The master generates a STOP condition




Figure 9. Write Byte Sequence

Single Byte Read

In this operation, the master sends an address plus two data bytes and receives one data byte from the slave device (<u>Figure 11</u>). The following procedure describes the single byte read operation:

The master sends a START condition

The master sends the 7-bit slave address plus a write bit (low)

The addressed slave asserts an ACK on the data line

The master sends the 8-bit register address

The slave asserts an ACK on the data line only if the address is valid (NAK if not)

The master sends a REPEATED START condition

The master sends the 7-bit slave address plus a read bit (high)

The addressed slave asserts an ACK on the data line

The slave sends 8 data bits

The master asserts a NACK on the data line

The master generates a STOP condition




Figure 10. Burst Write Sequence




Figure 11. Read Byte Sequence

Burst Read

In this operation, the master sends an address plus two data bytes and receives multiple data bytes from the slave device (<u>Figure 12</u>). The following procedure describes the burst byte read operation:

The master sends a START condition

The master sends the 7-bit slave address plus a write bit (low)

The addressed slave asserts an ACK on the data line

The master sends the 8-bit register address

The slave asserts an ACK on the data line only if the address is valid (NAK if not)

The master sends a REPEATED START condition

The master sends the 7-bit slave address plus a read bit (high)

The slave asserts an ACK on the data line

The slave sends 8 data bits

The master asserts an ACK on the data line

Repeat 9 and 10 N-2 times

The slave sends the last 8 data bits

The master asserts a NACK on the data line

The master generates a STOP condition

Acknowledge Bits

Data transfers are acknowledged with an acknowledge bit (ACK) or a not-acknowledge bit (NACK). Both the master and the MAX20303 generate ACK bits. To generate an ACK, pull SDA low before the rising edge of the ninth clock pulse and hold it low during the high period of the ninth clock pulse (see Figure 13). To generate a NACK, leave SDA high before the rising edge of the ninth clock pulse and leave it high for the duration of the ninth clock pulse. Monitoring for NACK bits allows for detection of unsuccessful data transfers.




Figure 12. Burst Read Sequence




Figure 13. Acknowledge

Application Processor Interface

Several of the MAX20303's functions are controlled by an Application Processor (AP). AP commands read and write configuration settings to the internal registers. Data transfer is handled by the AP controller and is triggered by writes to APCmdOut. There is a 5ms (typ), 9ms (max) latency associated with setting commands. This delay increases if the command requires additional processes such as ADC measurements, haptic autotune, etc. When the transfer is complete, INT goes low, APCmdResponseInt (bit seven of direct register Int2 (0x05)) is set, and the controller writes the value of the received opcode to APResponse. Reading the data in APResponse provides verification of the successful execution of an opcode.

AP Write

To set configuration registers, data must first be written to the APDataOut0-5 registers. Tables 47 to 190 detail the functions of each APDataOut register for a given opcode. Once APDataOut0-5 contain the configuration bytes, writing an opcode to APCmdOut signals the controller to transfer data to the internal registers. Note that a write opcode only transfers the number of bytes defined by the command. The controller ignores the contents of all extra APDataOut registers. See Figure 14 for the structure of an AP write procedure with an APResponse opcode check.




Figure 14. Executing a Write Opcode and Reading the MAX20303 Response

AP Read

To read a configuration register, APCmdOut is set to a read opcode. Read opcodes signal the controller to transfer the internal register contents to the APDataIn0-5 registers. When the transfer is complete, APDataIn0-5 contain the stored configuration settings or operation results and can be read over I2C. Because read opcodes expect no inputs, any data stored in APDataOut0-5 is ignored. Figure 15 illustrates the AP read processes.

AP Launch

Certain commands trigger additional functions in the MAX20303. These commands, such as ADC_Measure_ Launch (opcode 0x53) and HPT Autotune (opcode 0xAC), may require additional elaboration time for taking measurements and computing the result. When the process is complete, results may be read from APDataIn0-5 as in normal AP Read commands.

Write-Protected Commands and Fields

If the factory configured bit WriteProtect is enabled, the AP commands InputCurrent Config Write (0x10), Charger Config Write (0x14), and Charger ControlWrite (0x1A) are not accessible. If the application processor issues a request to one of these commands, the device will respond with the SysError code MA SYSERROR APCMD WRITEPROTECT.

A settings are also write protected, but it is possible to write these settings using an additional field in the command that contains a password.




Figure 15. Executing a Read Opcode and Reading the MAX20303 Response

MAX20303

Wearable Power Management Solution

Direct Access I²C Register Map

X20	30	3													\	۷e	ar	ab	le	P)W	er	M	an	ag	en	ne	nt	Sc	olu [•]
B0			ChgTmoInt	ThmLD01Int	ChgSysLimInt		ChgTmo	ThmLD01	ChgSysLim		ChgTmoIntM	ThmLD01IntM	ChgSysLimIntM																LDO1DirEn	MPC0Write
B1			ThmRegInt	ThmLD02Int	SysBatLimInt	ChgStat[2:0]	ChgJEITAReg	ThmLD02	SysBatLim		ChgJEITA	ThmLDO2IntM	SysBatLimIntM																LDO2DirEn	MPC1Write
B2			ChgThmSdInt	UVLOLDO1Int	BBstThmInt		ChgJEITASD	UVLOLD01	BBstThm		ChgJEITA	UVLOLDO1IntM	BBstThmIntM																	MPC2Write
В3	HardwareID[7:0]	FirmwareID[7:0]	UsbOkInt	UVLOLDO2Int	LRAActint		UsbOk	UVLOLDO2	LRAAct	SystemError[7:0]	UsbOkIntM	UVLOLDO2IntM	LRAActIntM	APDataOut0[7:0]	APDataOut1[7:0]	APDataOut2[7:0]	APDataOut3[7:0]	APDataOut4[7:0]	APDataOut5[7:0]	APDataOut6[7:0]	APCmdOut[7:0]	APResponse[7:0]	APDataIn0[7:0]	APDataIn1[7:0]	APDataIn2[7:0]	APDataIn3[7:0]	APDataIn4[7:0]	APDataIn5[7:0]	1	MPC3Write
B4	Hardwai	Firmwar	UsbOVPInt	ThmBuck1Int	LRALockInt	ThmStat[2:0]	UsbovP	ThmBuck1	LRALock	SystemE	UsbOVPIntM		LRALockIntM	APData(APCmd	APResp	APData	APData	APData	APData	APData	APData		MPC4Write						
B5			lLimlnt	ThmBuck2Int	1		lLim	ThmBuck2	1		ILimIntM	ThmBuck2IntM ThmBuck1IntM	1																1	
B6			ChgStatInt	BstFltInt	SysErrInt	1	1	BstFlt	SysErr		ChgStatIntM	BstFltIntM	SysErrIntM																1	1
B7			ThmStatInt	ThmSDInt	APCmdRespInt	1	ı	ThmSD	ApCmdResp		ThmStatIntM	ThmSdIntM	ApCmdRespIntM																	
R/W	~	œ	COR	COR	COR	ď	~	~	œ	~	RW	RW	R/W	R.W.	RW	R.W.	RW	RW	₩ W	R.W.	R/W	œ	~	œ	œ	2	~	2	R/W	R/W
REGISTER NAME	HardwareID	FirmwareID	Into	Int1	Int2	Status0	Status1	Status2	Status3	SystemError	IntMask0	IntMask1	IntMask2	APDataOut0	APDataOut1	APDataOut2	APDataOut3	APDataOut4	APDataOut5	APDataOut6	APCmdOut	APResponse	APDataIn0	APDataIn1	APDataIn2	APDataIn3	APDataIn4	APDataIn5	LDODirect	MPCDirectWrite
REGISTER ADDRESS	00x0	0x01	0x03	0x04	0x05	90x0	0x07	0x08	60x0	0x0B	0x0C	Ox0D	0x0E	0x0F	0x10	0x11	0x12	0x13	0x14	0x15	0x17	0x18	0x19	0x1A	0x1B	0x1C	0x1D	0x1E	0x20	0x21

Direct Access I2C Register Map (continued)

	R/W	B7	B6	B5	B4	В3	B2	B	B0
MPCDirectRead	~	ı	ı	I	MPC4Read	MPC3Read	MPC2Read	MPC1Read	MPC0Read
HptRAMAddr	RW				HptRAI	HptRAMAdd[7:0]			
HptRAMDataH	RW	nLSx[1:0]	1:0]	AmpSign			Amp[6:2]		
taM	HptRAMDataM R/W	Amp[1:0]	1:0]			Dur[4:0]			Wait[4]
HptRAMDataL	RW		Wait[3:0]	3:0]			Rpt[3:0]	:0]	
LEDStepDirect	R/W	LED2Open	LED10pen	LED00pen	1	I	ı	LEDIStep[1:0]	sp[1:0]
LED0Direct	RW		LED0En[2:0]				LED0ISet[4:0]		
LED1Direct	RW		LED1En[2:0]				LED11Set[4:0]		
LED2Direct	R/W		LED2En[2:0]				LED2ISet[4:0]		
HptDirect0	R/W	ı	I	ı	1	ı	HptOfflmp	HptThmProtDis HptOCProtDis	HptOCProtDis
HptDirect1	R/W	HptExtTrig	HptRamEn	HptDrvEn		_	HptDrvMode[4:0]		
√mp	HptRTI2CAmp R/W	HptRTI2CSign				HptRTI2CAmp [6:0]]		
Addr	HptPatRAMAddr R/W				HptPatR/	HptPatRAMAddr[7:0]			

Direct Access I²C Register Descriptions

Table 4. HardwarelD Register (0x00)

ADDRESS:	0x00							
MODE:	Read Only							
BIT	7	6	5	4	3	2	1	0
NAME	HardwareID[7:	0]						
HardwareID [7:0]	HardwareID[7:	0] bits show in	formation abou	ut the hardwar	e revision of th	e MAX20303		

Table 5. FirmwareID Register (0x01)

ADDRESS:	0x01							
MODE:	Read Only							
BIT	7	6	5	4	3	2	1	0
NAME	FirmwareID[7:0]						
FirmwareID [7:0]	FirmwareID[7:0] bits show inf	ormation abou	t the firmware	revision of the	MAX20303		

Interrupt Registers

Table 6. Int0 Register (0x03)

ADDRESS:	0x03							
MODE:	Clear On Rea	ad						
BIT	7	6	5	4	3	2	1	0
NAME	ThmStatInt	ChgStatInt	lLimInt	UsbOVPInt	UsbOkInt	ChgThmS DInt	ThmRegInt	ChgTmoInt
ThmStatInt	Change in Th	mStat caused	interrupt.					
ChgStatInt	Change in Cl	ngStat caused	interrupt, or fir	st detection co	mplete after Po	OR.		
ILimInt	Input current	limit caused in	terrupt.					
UsbOVPInt	Change in U	SBOVP caused	l interrupt.					
UsbOkInt	0x1C are res	et on charger i	nsertion. After	: Registers writt receiving a Usl result in the da	bOk interrupt,	wait 10ms befo	ore writing any	
ChgThmSDInt	Change in Cl	ngThmSD caus	ed interrupt.					
ThmRegInt	Change in Cl	ngThmReg cau	sed interrupt.					
ChgTmoInt	Change in Cl	ngTmoInt caus	ed interrupt.					

Table 7. Int1 Register (0x04)

ADDRESS:	0x04							
MODE:	Clear On Rea	ad						
BIT	7	6	5	4	3	2	1	0
NAME	ThmSDInt	BstFltInt	ThmBuck 2Int	ThmBuck 1Int	UVLOLDO 2Int	UVLOLDO 1Int	ThmLDO 2Int	ThmLDO 1Int
ThmSDInt	Change in Th	nmSD caused i	nterrupt.					
BstFltInt	Change in Bs	stFlt caused int	errupt.					
ThmBuck2Int	Change in Th	mBuck2 cause	ed interrupt					
ThmBuck1Int	Change in Th	nmBuck1 cause	ed interrupt.					
UVLOLDO2Int	Change in U	VLOLDO2 cau	sed interrupt.					
UVLOLDO1Int	Change in U	VLOLDO1 cau	sed interrupt.					
ThmLDO2Int	Change in Th	nmLDO2 cause	ed interrupt.					
ThmLDO1Int	Change in Th	nmLDO1 cause	ed interrupt.					

Table 8. Int2 Register (0x05)

ADDRESS:	0x05										
MODE:	Clear On Rea	d									
BIT	7	6	5	4	3	2	1	0			
NAME	APCmdRes plnt	SysErrInt		LRALockInt	LRAActInt	BBstThmInt	SysBatLimInt	ChgSysLi mInt			
APCmdRespInt	0 = No new da	P Command Response Interrupt = No new data available in APDataIn registers. = New data available in APDataIn registers.									
SysErrInt	0 = No new er	System Error Interrupt 0 = No new error 1 = New Asynchronous System Error									
LRALockInt	LRA Lock Inte Change in LR	•	I interrupt.								
LRAActInt	Change in LR	AAct caused i	nterrupt.								
BBstThmInt	Change in BB	stThm caused	l interrupt.								
SysBatLimInt	Change in Sys	Change in SysBatLim caused interrupt.									
ChgSysLimInt	Change in Ch	gSysLim caus	ed interrupt.								

Status Registers

Table 9. Status0 Register (0x06)

ADDRESS:	0x06												
MODE:	Read Only												
BIT	7	6	5	4	3	2	1	0					
NAME	_	_	ThmStat[2:0] ChgStat[[2:0]					
ThmStat[2:0]	Status of Thermistor Monitoring 000 = T < T1 001 = T1 < T < T2 010 = T2 < T < T3 011 = T3 < T < T4 100 = T > T4 101 = No thermistor detected/THM high due to external pull-up 110 = NTC input disabled via ThmEn 111 = Automatic monitoring disabled because CHGIN is not present. THM can still be measured by ADC_ Measure_Launch												
ChgStat[2:0]	Status of Charger Mode 000 = Charger off 001 = Charging suspended due to temperature (see battery charger state diagram) 010 = Pre-charge in progress 011 = Fast-charge constant current mode in progress 100 = Fast-charge constant voltage mode in progress 101 = Maintain charge in progress 110 = Maintain charger timer done 111 = Charger fault condition (see battery charger state diagram)												

Table 10. Status1 Register (0x07)

ADDRESS:	0x07										
MODE:	Read Only										
BIT	7	6	5	4	3	2	1	0			
NAME	_		ILim	UsbOVP	UsbOk	ChgJEITA SD	ChgJEITA Reg	ChgTmo			
ILim	CHGIN Input Current Limit 0 = CHGIN input current below limit 1 = CHGIN input current limit active										
UsbOVP	Status of CHGIN OVP 0 = CHGIN overvoltage not detected 1 = CHGIN overvoltage detected										
UsbOk	Status of CHGIN Input 0 = CHGIN Input not present or outside of valid range 1 = CHGIN Input present and valid										
ChgJEITASD	Status of Thermal Shutdown 0 = Charger in normal operating mode 1 = Charger is in thermal shutdown										
ChgJEITAReg	Status of Thermal Regulation 0 = Charger is functioning normally, or disabled 1 = Charger is running in thermal regulation mode and charging current is being actively reduced according to JEITA settings										
ChgTmo	Status of Time-Out Condition 0 = Charger is running normally, or disabled 1 = Charger has reached a time-out condition										

Table 11. Status2 Register (0x08)

ADDRESS:	0x08								
MODE:	Read Only								
BIT	7	6	5	4	3	2	1	0	
NAME	ThmSD	BstFlt	ThmBuck2	ThmBuck1	UVLOLD O2	UVLOLDO1	ThmLDO2	ThmLDO1	
ThmSD	0 = Device op 1 = Device in	-	-						
BstFlt	0 = HV Boost 1 = HV Boost			rrent or therma	l shutdown				
ThmBuck2		0 = Buck2 operating normally 1 = Buck2 in thermal shutdown							
ThmBuck1	0 = Buck1 ope 1 = Buck1 in t	-	•						
UVLOLDO2	0 = LDO2 ope 1 = LDO2 UV	•	ly						
UVLOLDO1	0 = LDO1 ope 1 = LDO1 UV	-	ly						
ThmLDO2	0 = LDO2 operating normally 1 = LDO2 in thermal shutdown								
ThmLDO1	0 = LDO1 operating normally 1 = LDO1 in thermal shutdown								

Table 12. Status3 Register (0x09)

ADDRESS:	0x09									
MODE:	Read Only									
BIT	7	6	5	4	3	2	1	0		
NAME	APCmdResp	SysErr	_	LRALock	LRAAact	BBstThm	SysBatLim	ChgSysLim		
APCmdResp	0 = APRespons	AP Command Response Ready 0 = APResponse register is empty 1 = APResponse register contains an opcode								
SysErr	0 = No system	System Error Detect 0 = No system error 1 = System error detected. See SystemError (register 0x0B)								
LRALock	0 = Haptic drive		-	et locked onto onant frequenc		t frequency				
LRAAct	0 = LRA driver 1 = LRA driver									
BBstThm	0 = Buck-boos 1 = Buck-boos		•	•						
SysBatLim	0 = Charge current is not being actively reduced to regulate SYS 1 = Charge current actively being reduced to regulate SYS collapse									
ChgSysLim	0 = Input current limit normal 1 = Input current limit being reduced to regulate CHGIN collapse									

Table 13. SystemError Register (0x0B)

ADDRESS:	0x0B)x0B									
MODE:	Read Only										
BIT	7	6	5	4	3	2	1	0			
NAME				System	Error[7:0]						
SystemError[7:0]	0x01 - MA_S' 0x02 - MA_S' 0x03 - MA_S' 0x04 - MA_S' expired 0x10 - MA_S' completed 0x11 - MA_S' password 0x12 - MA_S' 0x13 - MA_S' side switch 0x21 - MA_S' side switch 0x22 - MA_S' side switch 0x22 - MA_S' side switch 0x23 - MA_S' side switch 0x24 - MA_S'	YSERROR_N YSERROR_E YSERROR_E YSERROR_A YSERROR_A YSERROR_A YSERROR_A YSERROR_A YSERROR_L YSERROR_L YSERROR_L YSERROR_L YSERROR_L	BOOT_WDT: F BOOT_SWRS' BOOT_SWRS' BPT_TIMEOU' BPCMD_INPR BPCMD_WRIT BPCMD_FAIL: BPT_DRP_HICE BPT_DRN_LO BPT_DRN_HICE BPT_THM_ER BPT_SYS_THI	Restart due to a TREQ: Restart T: Haptic driver OGRESS: Atter EPROTECT: A NOWN: Attemp AP command to the comman	after Hard-Redisabled after mpt to use an unstabled to execute disabled due of	eset procedure er timeout set the n AP command e a write protecte adefined command e to overcurrent e to overcurrent ue to overcurrent ue to overcurrent	t condition on the condition on the t condition on the condition on the utdown	command invalid e DRP low- DRP high- e DRN low-			

Interrupt Mask Registers

Table 14. IntMask0 Register (0x0C)

ADDRESS:	0x0C							
MODE:	Read/Write	!						
BIT	7	6	5	4	3	2	1	0
NAME	ThmStat IntM	ChgStat IntM	ILimIntM	UsbOVP IntM	UsbOk IntM	ChgJEITASD IntM	ThmJEITA RegIntM	ChgTmo IntM
ThmStatIntM	0 = Maske	ThmStatIntM masks the ThmStatInt interrupt in the Int0 register (0x03). 0 = Masked 1 = Not masked						
ChgStatIntM	ChgStatInt 0 = Maske 1 = Not ma		ChgStatInt i	nterrupt in the	Int0 register	(0x03).		
lLimIntM	0 = Maske	ILimIntM masks the ILimInt interrupt in the Int0 register (0x03). 0 = Masked 1 = Not masked						
UsbOVPIntM	UsbOVPIn 0 = Maske 1 = Not ma	-	UsbOVPInt	interrupt in th	e Int0 registe	er (0x03).		
UsbOkIntM	UsbOkIntN 0 = Maske 1 = Not ma		sbOkInt inte	errupt in the In	t0 register (0	x03).		
ChgJEITASDIntM	ChgThmSI 0 = Maske 1 = Not ma	d	he ChgThm	SDInt interrup	ot in the Int0	register (0x03).		
ChgJEITARegIntM	0 = Maske	ThmRegIntM masks the ThmRegInt interrupt in the Int0 register (0x03). 0 = Masked 1 = Not masked						
ChgTmoIntM	ChgTmoIntM masks the ChgTmoInt interrupt in the Int0 register (0x03). 0 = Masked 1 = Not masked							

Table 15. IntMask1 Register (0x0D)

ADDRESS:	0x0D							
MODE:	Read/Write							
BIT	7	6	5	4	3	2	1	0
NAME	ThmSd IntM	BstFltIntM	ThmBuck 2IntM	ThmBuck 1IntM	UVLOLDO 2IntM	UVLOLDO 1IntM	ThmLDO 2IntM	ThmLDO 1IntM
ThmSdIntM	0 = Masked	ThmSdIntM masks the ThmSdInt interrupt in the Int1 register (0x04). 0 = Masked 1 = Not masked						
BstFltIntM	BstFltIntM ma 0 = Masked 1 = Not mask	asks the BstFlt	Int interrupt in	the Int1 regist	er (0x04).			
ThmBuck2IntM	0 = Masked	ThmBuck2IntM masks the ThmBuck2Int interrupt in the Int1 register (0x04). 0 = Masked 1 = Not masked						
ThmBuck1IntM	Masks the Th 0 = Masked 1 = Not mask	nmBuck1Int into	errupt in the In	t1 register (0x	04).			
UVLOLDO2IntM	Masks the U\ 0 = Masked 1 = Not mask	VLOLDO2Int ir	terrupt in the I	nt1 register (0	x04).			
UVLOLDO1IntM	Masks the UV 0 = Masked 1 = Not mask	VLOLDO1Int in	terrupt in the I	nt1 register (0	x04).			
ThmLDO2IntM	Masks the ThmLDO2Int interrupt in the Int1 register (0x04). 0 = Masked 1 = Not masked							
ThmLDO1IntM	Masks the ThmLDO1Int interrupt in the Int1 register (0x04). 0 = Masked 1 = Not masked							

Table 16. IntMask2 Register (0x0E)

ADDRESS:	0x0E								
MODE:	Read/Write								
BIT	7	6	5	4	3	2	1	0	
NAME	APCmd RespIntM	SysErr IntM	_	LRALock IntM	LRAAct IntM	BBstThm IntM	SysBatLim IntM	ChgSys LimIntM	
APCmdRespIntM	0 = Masked	Masks the APCmdRespInt interrupt in the Int2 register (0x05). 0 = Masked 1 = Not masked							
SysErrIntM	Masks the S 0 = Masked 1 = Not mas	•	upt in the Int2	register (0x05).				
LRALockIntM	Masks the L 0 = Masked 1 = Not mas		errupt in the Ir	nt2 register (0x	05).				
LRAActIntM	Masks the L 0 = Masked 1 = Not mas		rrupt in the Int	2 register (0x0	5).				
BBstThmIntM	Masks the B 0 = Masked 1 = Not mas		errupt in the Ir	nt2 register (0x	05).				
SysBatLimIntM	Masks the SysBatLimInt interrupt in the Int2 register (0x05). 0 = Masked 1 = Not masked								
ChgSysLimIntM	Masks the ChgSysLimInt interrupt in the Int2 register (0x05). 0 = Masked 1 = Not masked								

AP Interface Registers

Table 17. APDataOut0 Register (0x0F)

ADDRESS:	0x0F							
MODE:	Read/Write							
BIT	7	6	5	4	3	2	1	0
NAME				APData	Out0[7:0]			
APDataOut0[7:0]	Data register	0 for AP write	e commands.					

Table 18. APDataOut1 Register (0x10)

ADDRESS:	0x10							
MODE:	Read/Write							
BIT	7	6	5	4	3	2	1	0
NAME				APData	Out1[7:0]			
APDataOut1[7:0]	Data register	1 for AP write	e commands.					

Table 19. APDataOut2 Register (0x11)

ADDRESS:	0x11							
MODE:	Read/Write							
BIT	7	6	5	4	3	2	1	0
NAME				APData	Out2[7:0]			
APDataOut2[7:0]	Data register	2 for AP write	e commands.					

Table 20. APDataOut3 Register (0x12)

ADDRESS:	0x12							
MODE:	Read/Write							
BIT	7	6	5	4	3	2	1	0
NAME				APData	Out3[7:0]			
APDataOut3[7:0]	Data register	Data register 3 for AP write commands.						

Table 21. APDataOut4 Register (0x13)

ADDRESS:	0x13							
MODE:	Read/Write							
BIT	7	6	5	4	3	2	1	0
NAME				APData	Out4[7:0]			
APDataOut4[7:0]	Data register	4 for AP write	e commands.					

Table 22. APDataOut5 Register (0x14)

ADDRESS:	0x14							
MODE:	Read/Write							
BIT	7	6	5	4	3	2	1	0
NAME				APData(Out5[7:0]			
APDataOut5[7:0]	Data register	Data register 5 for AP write commands.						

Table 23. APDataOut6 Register (0x15)

ADDRESS:	0x15							
MODE:	Read/Write							
BIT	7	6	5	4	3	2	1	0
NAME				APData	Out6[7:0]			
APDataOut6[7:0]	Data register	6 for AP write	e commands.					

Table 24. APCmdOut Register (0x17)

ADDRESS:	0x17								
MODE:	Read/Write								
BIT	7	6	5	4	3	2	1	0	
NAME				APCmd	Out[7:0]				
APCmdOut[7:0]	Opcode com	mand register							

Table 25. APResponse Register (0x18)

ADDRESS:	0x18	0x18								
MODE:	Read Only									
BIT	7	6	5	4	3	2	1	0		
NAME				APResp	onse [7:0]					
APResponse[7:0]	AP comman	d response re	gister				-			

Table 26. APDataIn0 Register (0x19)

ADDRESS:	0x19							
MODE:	Read Only							
BIT	7	6	5	4	3	2	1	0
NAME				APData	In0[7:0]			
APDataIn0[7:0]	Data register	0 for AP read	commands.					

Table 27. APDataIn1 Register (0x1A)

ADDRESS:	0x1A								
MODE:	Read Only								
BIT	7	6	5	4	3	2	1	0	
NAME				APData	ln1[7:0]				
APDataIn1[7:0]	Data register	1 for AP read	commands.						

Table 28. APDataIn2 Register (0x1B)

ADDRESS:	0x1B								
MODE:	Read Only								
BIT	7	6	5	4	3	2	1	0	
NAME				APData	aln2[7:0]				
APDataIn2[7:0]	Data register 2	Data register 2 for AP read commands.							

Table 29. APDataln3 Register (0x1C)

ADDRESS:	0x1C	0x1C								
MODE:	Read Only									
BIT	7	6	5	4	3	2	1	0		
NAME				APData	ln3[7:0]					
APDataIn3[7:0]	Data register	3 for AP read	commands.							

Table 30. APDataIn4 Register (0x1D)

ADDRESS:	0x1D							
MODE:	Read Only							
BIT	7	6	5	4	3	2	1	0
NAME				APData(Out4[7:0]			
APDataOut4[7:0]	Data register	4 for AP write	commands.					

Table 31. APDataIn5 Register (0x1E)

ADDRESS:	0x1E	0x1E							
MODE:	Read Only								
BIT	7	6	5	4	3	2	1	0	
NAME				APData	In5[7:0]				
APDataIn5[7:0]	Data register	5 for AP read	commands.						

LDO Direct Register

Table 32. LDODirect Register (0x20)

ADDRESS:	0x20	0x20									
MODE:	Read/Write	Read/Write									
BIT	7	6	5	4	3	2	1	0			
NAME	_	_	_	_	_	_	LDO2Dir En	LDO1Dir En			
LDO2DirEn	LDO2 Direct 0 = LDO2 Of 1 = LDO2 Or	f	only if LDO2E	n = 11							
LDO1DirEn	0 = LDO1 Of	LDO1 Direct Enable Valid only if LDO1En = 11 0 = LDO1 Off 1 = LDO1 On									

MPC Direct Registers

Table 33. MPCDirectWrite Register (0x21)

ADDRESS:	0x21								
MODE:	Read/Write								
BIT	7	6	5	4	3	2	1	0	
NAME	_	MPC4Write MPC3Write MPC2Write MPC1Write MPC0Write							
MPC4Write	0 = set MPC	MPC4 Direct Write (returns 0 if MPC is configured as output (GPIO_HiZB = 1)) 0 = set MPC4 low 1 = set MPC4 high							
MPC3Write	0 = set MPC	MPC3 Direct Write (returns 0 if MPC is configured as output (GPIO_HiZB = 1)) 0 = set MPC3 low 1 = set MPC3 high							
MPC2Write	MPC2 Direct 0 = set MPC 1 = set MPC	2 low	0 if MPC is co	nfigured as out	put (GPIO_HiZ	ZB = 1))			
MPC1Write	0 = set MPC	MPC1 Direct Write (returns 0 if MPC is configured as output (GPIO_HiZB = 1)) 0 = set MPC1 low 1 = set MPC1 high							
MPC0Write	0 = set MPC	MPC0 Direct Write (returns 0 if MPC is configured as output (GPIO_HiZB = 1)) 0 = set MPC0 low 1 = set MPC0 high							

Table 34. MPCDirectRead Register (0x22)

ADDRESS:	0x22								
MODE:	Read Only								
BIT	7	6	5	4	3	2	1	0	
NAME	_	_	_	MPC4Read	MPC3Read	MPC2Read	MPC1Read	MPC0Read	
MPC4Read	0 = MPC4 is	PC4 Direct Readback = MPC4 is low = MPC4 is high							
MPC3Read	0 = MPC3 is	MPC3 Direct Readback D = MPC3 is low 1 = MPC3 is high							
MPC2Read	MPC2 Direct 0 = MPC2 is 1 = MPC2 is	low							
MPC1Read	0 = MPC1 is	MPC1 Direct Readback 0 = MPC1 is low 1 = MPC1 is high							
MPC0Read	MPC0 Direct Readback 0 = MPC0 is low 1 = MPC0 is high								

Haptic RAM Registers

Table 35. HptRAMAddr Register (0x28)

ADDRESS:	0x28							
MODE:	Read/Write							
BIT	7	6	5	4	3	2	1	0
NAME				HptRAM	Add[7:0]			
HptRAMAdd[7:0]	RAM address	RAM address to which haptic pattern data in registers 0x29, 0x2A, 0x2B will be written.						

Table 36. HptRAMDataH Register (0x29)

ADDRESS:	0x29							
MODE:	Read/Write							
BIT	7	6	5	4	3	2	1	0
NAME	nLSx	[1:0]	AmpSign		•	Amp[6:2]		

Table 37. HptRAMDataM Register (0x2A)

ADDRESS:	0x2A							
MODE:	Read/Write							
BIT	7	6	5	4	3	2	1	0
NAME	Amp	[1:0]			Dur[4:0]			Wait[4]

Table 38. HptRAMDataL Register (0x2B)

ADDRESS:	0x2B							
MODE:	Read/Write							
BIT	7	6	5	4	3	2	1	0
NAME		Wai	t[3:0]			Rpt	[3:0]	

LED Direct Registers

Table 39. LEDStepDirect Register (0x2C)

	T									
ADDRESS:	0x2C									
MODE:	Read/Write									
BIT	7	7 6 5 4 3 2 1					0			
NAME	LED2Open	LED1Open	LED0Open	_	_	_	LEDIStep[1:0]			
LED2Open	0 = V _{LED2} >	LED2 Open detection (Read only) 0 = V _{LED2} > V _{LED_DET} 1 = V _{LED2} ≤ V _{LED_DET} or LED2 disabled								
LED1Open	LED1 Open detection (Read only) 0 = V _{LED1} > V _{LED_DET} 1 = V _{LED1} ≤ V _{LED_DET} or LED1 disabled									
LED0Open	0 = V _{LED0} >	LED0 Open detection (Read only) 0 = V _{LED0} > V _{LED_DET} 1 = V _{LED0} ≤ V _{LED DET} or LED0 disabled								
LEDIStep[1:0]	LED Direct C 00 = 0.6mA 01 = 1.0mA 10 = 1.2mA 11 = RESER	Current Step Re	egister							

Table 40. LED0Direct Register (0x2D)

ADDRESS:	0x2D	0x2D									
MODE:	Read/Write										
BIT	7	6	5	4	3	2	1	0			
NAME	LED0En[2:0] LED0ISet[4:0]										
LED0En[2:0]	000 = Off 001 = LED0 C 010 = Controll 011 = Controll 100 = Controll 101 = Controll 110 = Controll	LED0 Driver Enable 000 = Off 001 = LED0 On 010 = Controlled by internal charger status signal 011 = Controlled by MPC0 100 = Controlled by MPC1 101 = Controlled by MPC2 110 = Controlled by MPC3 111 = Controlled by MPC4									
LED0ISet[4:0]	LED0 current 0x00 = 0.6m/ 0x01 = 1.2m/ 	LED0 Direct Step Count LED0 current in mA is given by (LED0ISet[4:0] + 1) x LEDIStep[1:0] 0x00 = 0.6mA/1.0mA/1.2mA 0x01 = 1.2mA/2.0mA/2.4mA									

Table 41. LED1Direct Register (0x2E)

ADDRESS:	0x2E									
MODE:	Read/Write									
BIT	7	7 6 5 4 3 2 1 0								
NAME	LED1En[2:0] LED1ISet[4:0]									
LED1En[2:0]	LED1 Driver Enable 000 = Off 001 = LED1 On 010 = Controlled by internal charger status signal 011 = Controlled by MPC0 100 = Controlled by MPC1 101 = Controlled by MPC2 110 = Controlled by MPC3 111 = Controlled by MPC4									
LED1ISet[4:0]	LED1 Direct : LED1 current 0x00 = 0.6m/ 0x01 = 1.2m/ 0x18 = 15mA/	t in mA is give 4/1.0mA/1.2r 4/2.0mA/2.4r	nA	Set[4:0] + 1) x	LEDIStep[1	:0]				

Table 42. LED2Direct Register (0x2F)

ADDRESS:	0x2F									
MODE:	Read/Write									
BIT	7	7 6 5 4 3 2 1 0								
NAME	LED2En[2:0] LED2ISet[4:0]									
LED2En[2:0]	LED2 Driver Enable 000 = Off 001 = LED2 On 010 = Controlled by internal charger status signal 011 = Controlled by MPC0 100 = Controlled by MPC1 101 = Controlled by MPC2 110 = Controlled by MPC3 111 = Controlled by MPC4									
LED2ISet[4:0]	LED2 Direct S LED2 current 0x00 = 0.6mA 0x01 = 1.2mA 0x18 = 15mA/	: in mA is give V1.0mA/1.2r V2.0mA/2.4r	nA .	Set[4:0] + 1) x	LEDIStep[1	1:0]				

Haptic Direct Registers

Table 43. HptDirect0 Register (0x30)

ADDRESS:	0x30										
MODE:	Read/Write										
BIT	7	6	5	4	3	2	1	0			
NAME	_	_	_	_	_	HptOffImp	HptThmProt Dis	HptOCPr otDis			
HptOffImp	0 = When hap	Haptic Driver Output Off State Impedance 0 = When haptic driver is disabled, outputs are strongly shorted to GND through low-side driver FETs. 1 = When haptic driver is disabled, outputs are shorted to GND with 15kΩ pull-down.									
HptThmProtDis	If HptThmProt = 0x24 is issu- 0 = Thermal p	Haptic Driver Thermal Protection Disable If HptThmProtDis = 0 and the haptic driver shuts down due to an over temperature condition, SystemError[7:0] = 0x24 is issued and HptLock = 1. See Opcode 0xA8 for restarting the haptic driver 0 = Thermal protection enabled. Haptic driver will shut down if T _J ≥ 150°C (typ) 1 = Thermal protection disabled.									
HptOCProtDis	If HptOCProtE equal to one of driver 0 = Overcurre	Haptic Driver Overcurrent Protection Disable If HptOCProtDis = 0 and the haptic driver shuts down due to an overcurrent condition, SystemError[7:0] will equal to one of four codes (0x20-0x23) is issued and HptLock = 1. See Opcode 0xA8 for restarting the haptic									

Table 44. HptDirect1 Register (0x31)

ADDRESS:	0x31							
MODE:	Read/Write							
BIT	7	6	5	4	3	2	1	0
NAME	HptExtTrig	HptRamEn	HptDrvEn			HptDrvMode[4:	0]	
HptExtTrig	Haptic driver exterespectively). 0 = No pattern tri 1 = Vibration trigg	iggered.	ttern for ETR	G and RAMH	PI driver mod	de (HptDrvMode :	= 01100, 10010),
HptRamEn	Haptic RAM Bloc 0 = RAM disabled 1 = RAM enabled	d.						
HptDrvEn	Haptic Driver Ena In all modes, the HptDrvMod[4:0]. must be set to "0 0 = Haptic driver 1 = Haptic driver	haptic driver n The HptDrvEn 0000" before the block disabled	bit must remande he haptic drive	ain set during	the vibration	n. Once vibration t	finishes, HptDr	
HptDrvMode [4:0]	Haptic Driver Mo 00000 = Disable 00001 = Enable I 00010 = Enable I 00011 = Enable I 00101 = Enable I 00110 = Enable I 00111 = Enable I 00111 = Enable I 00111 = Enable I 01001 = Enable I 01001 = Enable I 01001 = Enable I 01010 = Enable I 01101 = Enable I details) 01110 = Enable I details) 01111 = Enable I details) 10001 = Enable I details) 10000 = Enable I details) 10001 = Enable I details) 10001 = Enable I details)	haptic driver PPWM0 mode PPWM1 mode PPWM2 mode PPWM3 mode PPWM4 mode RTI2C mode a ETRG0 mode. ETRG1 mode. ETRG2 mode. ETRG3 mode. ETRG4 mode RAMHP1 mode RAMHP2 mode RAMHP2 mode RAMHP3 mode	and provide a and provide a and provide a and provide a null provide a pull provi	amplitude basing implitude basing implication basing im	sed on PWM led on PWM led on PWM led on PWM mplitude bas to start vibrat	duty cycle on MP sed on the conten ion (See "ETRG I tion (See "ETRG attion (See "ETRG tration (See "RAMI attion (See "RAMI	C1 C2 C3 C4 ts of HptRTI2C Mode" section of ETRG Mode" section of Mode" of Mode" section of Mode" section of Mode" section of Mode" section of Mode" of Mode" of Mode" section of Mode" o	for details) section for

Table 45. HptRTI2CAmp Register (0x32)

ADDRESS:	0x32)x32							
MODE:	Read/Write	Read/Write							
BIT	7	6	5	4	3	2	1	0	
NAME	HptRTI2C Sign	' Hote I I 2 CAmple (0)							
HptRTI2CSign	Sign of hap	ign of haptic pattern amplitude in RTI2C mode (HptDrvMode = 00110)							
HptRTI2Camp [6:0]	Amplitude o	mplitude of haptic pattern in RTI2C mode (HptDrvMode = 00110). LSB = V _{SYS} /128							

Table 46. HptPatRAMAddr Register (0x33)

ADDRESS:	0x33	0x33							
MODE:	Read/Writ	Read/Write							
BIT	7	6	5	4	3	2	1	0	
NAME				HptPatR	AMAddr[7:0]				
HptPatRAMAddr [7:0]	Address o 10001, 10		in vibration pa	ttern to be run	in RAMHP_ i	mode (HptDrvM	ode = 01101, 01	111, 10000,	

AP Command Register Descriptions

GPIO Config Commands

Table 47. 0x01 - GPIO_Config_Write

MODE	Write										
BIT	В7	В6	B5	B4	В3	B2	B1	В0			
APCmdOut (0x01)	0	0	0	0	0	0	0	1			
APDataOut0	_	— — GPIO0Cmd GPIO0OD GPIO0HiZB GPIO0Res GPIO0P									
APDataOut1	_										
APDataOut2	_	_	_	GPIO2Cmd	GPIO2OD	GPIO2HiZB	GPIO2Res	GPIO2Pup			
APDataOut3	_	_	_	GPIO3Cmd	GPIO3OD	GPIO3HiZB	GPIO3Res	GPIO3Pup			
APDataOut4	_	_	_	GPIO4Cmd	GPIO4OD	GPIO4HiZB	GPIO4Res	GPIO4Pup			
GPIO_Cmd	Valid only i	GPIO Output Control Valid only if GPIO_ is configured as output (GPIO_HiZB = 1) 0 = MPC_ output controlled by AP command 1 = MPC_ output controlled by I ² C direct register									
GPIO_OD	Valid only i	out Configuration of GPIO_ is con of is push-pull co of is open drain	figured as outp	out (GPIO_HiZB 2OUT	= 1)						
GPIO_HiZB	_	ction is Hi-Z. Input b is not Hi-Z. Ou		bled							
GPIO_Res	Valid only i 0 = Resisto	GPIO Resistor Presence Valid only if GPIO_ is configured as input (GPIO_HiZB = 0) 0 = Resistor not connected to MPC_ 1 = Resistor connected to MPC_									
GPIO_Pup	Valid only i	istor Configurat if there is a resi wn connected t to V _{CCINT} con	stor on GPIO_ o MPC_	(GPIO_Res = 1)						

Table 48. GPIO_Config_Write Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0
APResponse (0x01)	0	0	0	0	0	0	0	1

Table 49. 0x02 - GPIO_Config_Read

MODE	Read							
BIT	В7	В6	B5	B4	В3	B2	B1	В0
APCmdOut (0x02)	0	0	0	0	0	0	1	0

Table 50. GPIO_Config_Read Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0
APResponse (0x02)	0	0	0	0	0	0	1	0
APDataIn0	_	_	_	GPIO0Cmd	GPI000D	GPIO0HiZB	GPIO0Res	GPIO0Pup
APDataIn1	_	_	_	GPIO1Cmd	GPIO10D	GPIO1HiZB	GPIO1Res	GPIO1Pup
APDataIn2	_	_	_	GPIO2Cmd	GPIO2OD	GPIO2HiZB	GPIO2Res	GPIO2Pup
APDataIn3	_	_	_	GPIO3Cmd	GPIO3OD	GPIO3HiZB	GPIO3Res	GPIO3Pup
APDataIn4	_	_	_	GPIO4Cmd	GPIO4OD	GPIO4HiZB	GPIO4Res	GPIO4Pup

Table 51. 0x03 - GPIO_Control_Write

MODE	Write								
BIT	B7	В6	B5	B4	В3	B2	B1	В0	
APCmdOut (0x03)	0	0	0	0	0	0	1	1	
APDataOut0	_	_	_	GPIO4Out	GPIO3Out	GPIO2Out	GPIO1Out	GPI000ut	
GPIO_Out	0 = Set GPIC	Valid only if GPIO_ is configured as output driven by AP Command (GPIO_Cmd = 0) 0 = Set GPIO_ LOW 1 = Set GPIO_ HIGH (if GPIO_OD = 0)/Hi-Z (if GPIO_OD = 1)							

Table 52. GPIO_Control_Write Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0
APResponse (0x03)	0	0	0	0	0	0	1	1

Table 53. 0x04 - GPIO_Control_Read

MODE	Read							
BIT	В7	В6	B5	B4	В3	B2	B1	В0
APCmdOut (0x04)	0	0	0	0	0	1	0	0

Table 54. GPIO_Control_Read Response

MODE	Write									
BIT	В7	В6	B5	B4	В3	B2	B1	В0		
APResponse (0x04)	0	0	0	0	0	1	0	0		
APDataIn0	_	_	_	GPIO4Out	GPIO3Out	GPIO2Out	GPIO1Out	GPIO0Out		
APDataIn1	_	_	_	GPIO4Stat	GPIO3Stat	GPIO2Stat	GPIO1Stat	GPIO0Stat		
GPIO_Stat	_	GPIO State 0 = GPIO_ LOW 1 = GPIO_ HIGH (if GPIO_Od = 0) / Hi-Z (if GPIO_Od = 1)								

Table 55. 0x06 - MPC_Config_Write

MODE		Write							
BIT		B7	В6	B5	B4	В3	B2	B1	В0
APCmdOut (0x06)		0	0	0	0	0	1	1	0
APDataOut0	MPC0	BBstMPC En	SFOUTM PCEn	CPMP CEn	LDO2MP CEn	LDO1MP CEn	Buck2MP CEn	Buck1MP CEn	BstMP CEn
APDataOut1	MPC1	BBstMPC En	SFOUTM PCEn	CPMP CEn	LDO2MP CEn	LDO1MP CEn	Buck2MP CEn	Buck1MP CEn	BstMP CEn
APDataOut2	MPC2	BBstMPC En	SFOUTM PCEn	CPMP CEn	LDO2MP CEn	LDO1MP CEn	Buck2MP CEn	Buck1MP CEn	BstMP CEn
APDataOut3	мрс3	BBstMPC En	SFOUTM PCEn	CPMP CEn	LDO2MP CEn	LDO1MP CEn	Buck2MP CEn	Buck1MP CEn	BstMP CEn
APDataOut4	MPC4	BBstMPC En	SFOUTM PCEn	CPMP CEn	LDO2MP CEn	LDO1MP CEn	Buck2MP CEn	Buck1MP CEn	BstMP CEn

Shaded fields are defaulted to 1 if the corresponding resources contain the following OTP setting:

XXXSeq = 111 (controlled by BstEn after 100% of Boot/POR Process Delay Control)

XXXEn = 10 (MPC registers control)

Table 55. 0x06 - MPC_Config_Write

BBstMPCEn	Buck-Boost Enable Configuration Effective only when BBstSeq = 111 and BBstEn = 10 0 = MPC_ has no effect on Buck-boost 1 = Buck-boost enabled when MPC_ is high
SFOUTMPCEn	SFOUT LDO Enable Configuration Effective only when SFOUTEn = 10 0 = MPC_ has no effect on SFOUT LDO 1 = SFOUT LDO enabled when CHGIN is present and MPC_ is high
CPMPCEn	Charge Pump Enable Configuration Effective only when CPSeq = 111 and CPEn = 10 0 = MPC_ has no effect on Charge Pump 1 = Charge Pump enabled when MPC_ is high
LDO2MPCEn	LDO2 Enable Configuration Effective only when LDO2Seq = 111 and LDO2En = 10 0 = MPC_ has no effect on LDO2 1 = LDO2 enabled when MPC_ is high
LDO1MPCEn	LDO1 Enable Configuration Effective only when LDO1Seq = 111 and LDO1En = 10 0 = MPC_ has no effect on LDO1 1 = LDO1 enabled when MPC_ is high
Buck2MPCEn	Buck2 Enable Configuration Effective only when Buck2Seq = 111 and Buck2En = 10 0 = MPC_ has no effect on Buck2 1 = Buck2 enabled when MPC_ is high
Buck1MPCEn	Buck1 Enable Configuration Effective only when Buck1Seq = 111 and Buck1En = 10 0 = MPC_ has no effect on Buck1 1 = Buck1 enabled when MPC_ is high
BstMPCEn	Boost Enable Configuration Effective only when BstSeq = 111 and BstEn = 10 0 = MPC_ has no effect on Boost 1 = Boost enabled when MPC_ is high

Table 56. MPC_Config_Write Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0
APResponse (0x06)	0	0	0	0	0	1	1	0

Table 57. 0x07 - MPC_Config_Read

MODE	Read							
BIT	В7	В6	B5	B4	В3	B2	B1	В0
APCmdOut (0x07)	0	0	0	0	0	1	1	1

Table 58. MPC_Config_Read Response

			-		Y				
BIT		В7	В6	B5	B4	В3	B2	B1	В0
APRespons (0x07)	е	0	0	0	0	0	1	1	1
APDataIn0	MPC0	BBstMPC En	SFOUTM PCEn	CPMP CEn	LDO2MP CEn	LDO1MP CEn	Buck2MP CEn	Buck1MP CEn	BstMP CEn
APDataIn1	MPC1	BBstMPC En	SFOUTM PCEn	CPMP CEn	LDO2MP CEn	LDO1MP CEn	Buck2MP CEn	Buck1MP CEn	BstMP CEn
APDataIn2	MPC2	BBstMPC En	SFOUTM PCEn	CPMP CEn	LDO2MP CEn	LDO1MP CEn	Buck2MP CEn	Buck1MP CEn	BstMP CEn
APDataln3	мрс3	BBstMPC En	SFOUTM PCEn	CPMP CEn	LDO2MP CEn	LDO1MP CEn	Buck2MP CEn	Buck1MP CEn	BstMP CEn
APDataIn4	MPC4	BBstMPC En	SFOUTM PCEn	CPMP CEn	LDO2MP CEn	LDO1MP CEn	Buck2MP CEn	Buck1MP CEn	BstMP CEn

Input Current Limit Commands

Note: Registers written using opcodes 0x10, 0x14, 0x16, 0x18, 0x1A, and 0x1C are reset on charger insertion. After receiving a UsbOk interrupt, wait 10ms before writing any data using these opcodes. Failure to wait 10ms may result in the data being overwritten to the default.

Table 59. 0x10 - InputCurrent_Config_Write

MODE	Write									
BIT	В7	В6	B5	B4	В3	B2	B1	В0		
APCmdOut (0x10)	0	0	0	1	0	0	0	0		
APDataOut0	_	_	_	ILimBla	ink[1:0]		ILimCntl[2:0]			
ILimBlank [1:0]		= 1ms								
ILimCntl[2:0]	CHGIN Progr (See EC table 000 = 50mA 001 =100mA 010 = 150mA 011 = 200mA 100 = 300mA 101 = 400mA 110 = 500mA	, , , , , , , , , , , , , , , , , , ,	t Current Limit							

Table 60. InputCurrent_Config_Write Response

BIT	B7	В6	B5	B4	В3	B2	B1	В0
APResponse (0x10)	0	0	0	1	0	0	0	0

Table 61. 0x11 - InputCurrent_Config_Read

MODE	Read							
BIT	В7	В6	B5	B4	В3	B2	B1	В0
APCmdOut (0x11)	0	0	0	1	0	0	0	0

Table 62. InputCurrent_Config_Read Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0
APResponse (0x11)	0	0	0	1	0	0	0	0
APDataIn0	_	_	_	ILimBla	nk[1:0]		ILimCntl[2:0]	

Thermal Shutdown Configuration Commands

Table 63. 0x12 - ThermalShutdown_Config_Read

MODE	Write							
BIT	B7	В6	B5	B4	В3	B2	B1	В0
APCmdOut (0x12)	0	0	0	1	0	0	1	0
APDataOut0	_	_	_	_	_	_	TShdnT	mo[1:0]
TShdnTmo [1:0]		tdown Retry Tir ff (See <i>Power</i> :		quence only s (Figure 1a to	Figure 1f) for re	estart procedur	e)	

Table 64. ThermalShutdown_Config_Read Response

	В7	В6	B5	B4	В3	B2	B1	В0
APResponse (0x12)	0	0	0	1	0	0	1	0

Charger Configuratoin Commands

Table 65. 0x14 - Charger_Config_Write

MODE	Write								
BIT	В7	В6	B5	B4	В3	B2	B1	В0	
APCmdOut (0x14)	0	0	0	1	0	1	0	0	
APDataOut0	_	_	MtChg	Tmr[1:0]	FChg ⁻	Tmr[1:0]	PChgT	mr[1:0]	
APDataOut1	_		VPChg[2:0]		IPChg[1:0] ChgDone[1:0			one[1:0]	
APDataOut2	ChgAuto Stp	Stp Re BalkeCrig[1.0]				BatReg[3:0]			
APDataOut3	_	_	_	_		SysMir	nVIt[2:0]		
MtChgTmr[1:0]	Maintain Ch 00 = 0min 01 = 15min 10 = 30min 11 = 60min		Setting						
FChgTmr[1:0]	Fast Charg 00 = 75min 01 = 150mi 10 = 300mi 11 = 600mi	n n	ng						
PChgTmr[1:0]	Pre-charge 00 = 30min 01 = 60min 10 = 120mi 11 = 240min	n	3						
VPChg[2:0]	Precharge \(\) \(000 = 2.1 \) \(001 = 2.25 \) \(010 = 2.40 \) \(011 = 2.55 \) \(100 = 2.70 \) \(101 = 2.85 \) \(10 = 3.00 \) \(111 = 3.15 \)	V V V V	shold Setting						
IPChg[1:0]	Precharge 00 = 0.05 x 01 = 0.1 x I 10 = 0.2 x I 11 = 0.3 x I	FChg FChg	ng						

Charger Configuratoin Commands (continued)

Table 65. 0x14 - Charger_Config_Write (continued)

ChgDone[1:0]	Charge Done Threshold Setting $00 = 0.05 \times IFChg$ $01 = 0.1 \times IFChg$ $10 = 0.2 \times IFChg$ $11 = 0.3 \times IFChg$
ChgAutoStp	Charger Auto-Stop Controls the transition from Maintain Charger to Maintain Charger Done. 0 = Auto-Stop disabled. 1 = Auto-Stop enabled.
ChgAutoRe	Charger Auto-Restart Control 0 = Charger remains in maintain charge done even when V _{BAT} is less than charge restart threshold (see Charger state diagram) 1 = Charger automatically restarts when V _{BAT} drops below charge restart threshold
BatReChg[1:0]	Recharge Threshold in Relation to BatReg[3:0] 00 = BatReg - 70mV 01 = BatReg - 120mV 10 = BatReg - 170mV 11 = BatReg - 220mV
BatReg[3:0]	Battery Regulation Voltage 0000 = 4.05V 0001 = 4.10V 0010 = 4.15V 0011 = 4.20V 0100 = 4.25V 0101 = 4.30V 0110 = 4.35V 0111 = 4.40V 1000 = 4.45V 1001 = 4.5V 1011 = 4.5V 1011 = 4.6V
SysMinVlt[2:0]	System Voltage Minimum Threshold 000 : 3.6V 001: 3.7V 010: 3.8V 011: 3.9V 100: 4.0V 101: 4.1V 110: 4.2V 111: 4.3V

Table 66. Charger_Config_Write Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0
APResponse (0x14)	0	0	0	1	0	1	0	0

Table 67. 0x15 - Charger_Config_Read

MODE	Read							
BIT	В7	В6	B5	B4	В3	B2	B1	В0
APCmdOut (0x15)	0	0	0	1	0	1	0	1

Table 68. Charger_Config_Read Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0	
APResponse (0x15)	0	0	0	1	0	1	0	1	
APDataIn0	_	_	MtChg7	MtChgTmr[1:0]		FChgTmr[1:0]		PChgTmr[1:0]	
APDataIn1	_		VPChg[2:0]		IPChg[1:0]		ChgDone[1:0]		
APDataIn2	ChgAuto Stp	ChgAuto Re	BatReC	BatReChg[1:0]		BatRe	eg[3:0]		
APDataIn3	_	_	— — SysMinVlt[2:0]						

Table 69. 0x16 - ChargerThermalLimits_Config_Write

MODE	Write											
BIT	В7	В6	B5	B4	В3	B2	B1	В0				
APCmdOut (0x16)	0	0	0	1	0	1	1	0				
APDataOut0				Cold	Lim[7:0]							
APDataOut1		CoolLim[7:0]										
APDataOut2				Warn	nLim[7:0]							
APDataOut3				Hotl	_im[7:0]							
APDataOut4				Passv	ord[15:8]							
APDataOut5				Passy	word[7:0]							
ColdLim[7:0]	full-scale vo	falling thresholtage.	old voltage on 1	ΓΗΜ that defin	es the cold cha	arging temperat	ure zone. 8-bi	t value, 1.8V				
CoolLim[7:0]	Cool Zone E Defines the full-scale vo	falling thresho	old voltage on 1	THM that defin	es the cool cha	irging temperat	ure zone. 8-bi	t value, 1.8V				
WarmLim[7:0]	Warm Zone Defines the full-scale vo	rising thresho	ld voltage on T	HM that define	es the cool cha	rging temperatu	ure zone. 8-bit	value, 1.8V				
HotLim[7:0]	Hot Zone Bo Defines the full-scale vo	rising thresho	ld voltage on T	HM that define	es the hot charg	ging temperatu	re zone. 8-bit	value, 1.8V				
Password[15:0]	If Write-Prot				•	ing the following [7:0] = 0x11.	g password: 0x	1E7A.				

Table 70. ChargerThermalLimits_Config_Write Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0
APResponse (0x16)	0	0	0	1	0	1	1	0

Table 71. 0x17 - ChargerThermalLimits_Config_Read

MODE	Read							
BIT	B7	В6	B5	B4	В3	B2	B1	В0
APCmdOut (0x17)	0	0	0	1	0	1	1	1

Table 72. ChargerThermalLimits_Config_Read Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0			
APResponse (0x17)	0	0	0	1	0	1	1	0			
APDataIn0		ColdLim[7:0]									
APDataIn1		CoolLim[8:0]									
APDataIn2		WarmLim[7:0]									
APDataIn3		HotLim[7:0]									

Table 73. 0x18 - ChargerThermalReg_Config_Write

MODE	Write							
BIT	B7	В6	B5	B4	В3	B2	B1	В0
APCmdOut (0x18)	0	0	0	1	1	0	0	0
APDataOut0	ColdChgEn	_	_	ColdBa	tReg[1:0]		ColdFChg[2:0]	
APDataOut1	CoolChgEn	_	_	CoolBa	tReg[1:0]		CoolFChg[2:0]	
APDataOut2	_	_	_	RoomBa	atReg[1:0]	F	RoomFChg[2:0]
APDataOut3	WarmChgEn	_	_	WarmBa	atReg[1:0]	\	WarmFChg[2:0]
APDataOut4	HotChgEn	_		HotBat	Reg[1:0]		HotFChg[2:0]	
APDataOut5				Passwe	ord[15:8]			
APDataOut6				Passw	ord[7:0]			
ColdChgEn ColdBatReg [1:0]	Cold Zone Char Determines if of the Charging of the Charging of the Cold Zone Bat Sets modified to the Cold Zone Bat The Cold Zone Bat Sets modified to the Cold Zone Bat The Cold Zone Bat Sets modified to the Cold Zone Bat The Cold	charger is ena lisabled in cold enabled in cold tery Regulatio BatReg[3:0] in 50mV 00mV	temperature temperature n Voltage	zone. zone.	ne.			
ColdFChg [2:0]	Cold Zone Fas Sets modified 1 000 = 0.2 x IFC 001 = 0.3 x IFC 010 = 0.4 x IFC 011 = 0.5 x IFC 100 = 0.6 x IFC 101 = 0.7 x IFC 110 = 0.8 x IFC 111 = 1.0 x IFC	fast charge in Chg Chg Chg Chg Chg Chg Chg	-	erature zone.				

Table 73. 0x18 - ChargerThermalReg_Config_Write (continued)

CoolChgEn	Cool Zone Charger Control Determines if charger is enabled for cool temperature zone. 0 = Charging disabled in cool temperature zone. 1 = Charging enabled in cool temperature zone.
CoolBatReg [1:0]	Cool Zone Battery Regulation Voltage Sets modified BatReg[3:0] in the cool temperature zone. 00 = BatReg-150mV 01 = BatReg-100mV 10 = BatReg-50mV 11 = BatReg
CoolFChg [2:0]	Cool Zone Fast Charge Current Scaling Sets modified fast charge in the cool temperature zone. 000 = 0.2 x IFChg 001 = 0.3 x IFChg 010 = 0.4 x IFChg 011 = 0.5 x IFChg 100 = 0.6 x IFChg 101 = 0.7 x IFChg 110 = 0.8 x IFChg 111 = 1.0 x IFChg
RoomBat Reg[4:3]	Room Zone Battery Regulation Voltage Sets the modified BatReg[3:0] in the room temperature zone. 00 = BatReg-150mV 01 = BatReg-100mV 10 = BatReg-50mV 11 = BatReg
RoomFChg [2:0]	Room Zone Fast Charge Current Scaling Sets the modified fast charge in the room temperature zone. 000 = 0.2 x IFChg 001 = 0.3 x IFChg 010 = 0.4 x IFChg 011 = 0.5 x IFChg 100 = 0.6 x IFChg 101 = 0.7 x IFChg 110 = 0.8 x IFChg 111 = 1.0 x IFChg
WarmChg En	Warm Zone Charger Control Determines if charger is enabled for warm temperature zone. 0 = Charging disabled in warm temperature zone. 1 = Charging enabled in warm temperature zone.

Table 73. 0x18 - ChargerThermalReg_Config_Write (continued)

WarmBat Reg[1:0]	Warm Zone Battery Regulation Voltage Sets the modified BatReg[3:0] in the warm temperature zone. 00 = BatReg-150mV 01 = BatReg-100mV 10 = BatReg-50mV 11 = BatReg
WarmFChg [2:0]	Warm Zone Fast Charge Current Scaling Sets the modified fast charge in the warm temperature zone. 000 = 0.2 x IFChg 001 = 0.3 x IFChg 010 = 0.4 x IFChg 011 = 0.5 x IFChg 100 = 0.6 x IFChg 101 = 0.7 x IFChg 110 = 0.8 x IFChg 111 = 1.0 x IFChg
HotChgEn	Hot Zone Charger Control Determines if charger is enabled for hot temperature zone. 0 = Charging disabled in hot temperature zone. 1 = Charging enabled in hot temperature zone.
HotBatReg [1:0]	Hot Zone Battery Regulation Voltage Sets the modified BatReg[3:0] in the hot temperature zone. 00 = BatReg-150mV 01 = BatReg-100mV 10 = BatReg-50mV 11 = BatReg
HotFChg [2:0]	Hot Zone Fast Charge Current Scaling Sets the modified fast charge in the hot temperature zone. 000 = 0.2 x IFChg 001 = 0.3 x IFChg 010 = 0.4 x IFChg 011 = 0.5 x IFChg 100 = 0.6 x IFChg 101 = 0.7 x IFChg 110 = 0.8 x IFChg 111 = 1.0 x IFChg
Password [15:0]	Charger Thermal Limit Configuration Password If Write protect enabled, ChargerThermalLimits can be configured using the following password: 0x1E7A If Write Protect enabled, incorrect password will result in System Error 0x11.

Table 74. ChargerThermalReg_Config_Write Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0
APResponse (0x18)	0	0	0	1	1	0	0	0

Table 75. 0x19 - ChargerThermalReg_Config_Read

MODE	Read							
BIT	В7	В6	B5	B4	В3	B2	B1	В0
APCmdOut (0x19)	0	0	0	1	1	0	0	1

Table 76. ChargerThermalReg_Config_Read Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0
APResponse (0x19)	0	0	0	1	1	0	0	1
APDataIn0	ColdChgEn	_	_	ColdBatReg[1:0] ColdFChg[2:0]				
APDataIn1	CoolChgEn	_	_	CoolBat	Reg[1:0]		CoolFChg[2:0]	
APDataIn2	_	_	_	RoomBa	tReg[1:0]		RoomFChg[2:0]	
APDataln3	WarmChgEn	_	_	WarmBatReg[1:0]		WarmFChg[2:0]		
APDataIn4	HotChgEn	_	_	HotBatReg[1:0]		HotFChg[2:0]		

Table 77. 0x1A - Charger_ControlWrite

MODE	Write									
BIT	B7	В6	B5	B4	В3	B2	B1	В0		
APCmdOut (0x1A)	0	0	0	1	1	0	1	0		
APDataOut0	_	_	_	_	_	_	ThmEn	ChgEn		
ThmEn	0 = Thermal r	On/Off Control for Thermal Monitor 0 = Thermal monitor disabled 1 = Thermal monitor enabled								
ChgEn	0 = Charger o	On/Off Control for Charger (does not affect SYS node). 0 = Charger disabled 1 = Charger enabled								

Table 78. Charger_ControlWrite Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0
APResponse (0x1A)	0	0	0	1	1	0	1	0

Table 79. 0x1B - Charger_ControlRead

MODE	Read							
BIT	B7	В6	B5	B4	В3	B2	B1	В0
APCmdOut (0x1B)	0	0	0	1	1	0	1	1

Table 80. Charger_Control_Read Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0
APResponse (0x1B)	0	0	0	1	1	0	1	1
APDataIn0	_	_	_	_	_	_	ThmEn	ChgEn

Table 81. 0x1C - Charger_ JEITAHyst_ControlWrite

MODE	Write							
BIT	В7	В6	B5	B4	В3	B2	B1	В0
APCmdOut (0x1C)	0	0	0	1	1	1	0	0
APDataOut0	JEITAHys En	JEHAHVSI VI						
JEITAHys En	0 = Hysteresi	EITA Hysteresist Control = Hysteresis disabled. = Hysteresis enabled.						
JEITAHys Lvl	00001 = 0.39 00010 = 0.78	implitude of JEITA Hysteresis (LSB = $0.39\%V_{DIG}$) $0001 = 0.39\%V_{DIG}$ $0010 = 0.78\%V_{DIG}$ 1111 = 12.09%VDIG						

Table 82. Charger_JEITAHyst_ControlWrite Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0
APResponse (0x1C)	0	0	0	1	1	1	0	0

Table 83. Charger_JEITAHyst_ControlRead

MODE	Read							
BIT	В7	В6	B5	B4	В3	B2	B1	В0
APCmdOut (0x1D)	0	0	0	1	1	1	0	1

Table 84. Charger_JEITAHyst_ControlRead Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0
APResponse (0x1D)	0	0	0	1	1	1	0	1
APDataIn0	JEITAHysEn	_	_	JEITAHysLvI				

Boost Configuration Commands

Table 85. 0x30 - Bst_Config_Write

MODE	Write								
BIT	В7	В6	B5	B4	В3	B2	B1	В0	
APCmdOut (0x30)	0	0	1	1	0	0	0	0	
APDataOut0	_	_	_	_	_	_	BstEi	n[1:0]	
APDataOut1	_	_	_	_	BstPsvDsc	BstlAdptEn	BstFastStrt	BstFetScale	
APDataOut2	_	_	_	_		BstIS	et[3:0]		
APDataOut3	_	_			BstVS	et[5:0]			
BstEn[1:0]	00 = Disab 01 = Enab 10 = Contr	oost Enable Configuration (effective only when BstSeq = 111) 0 = Disabled 1 = Enabled 0 = Controlled by MPC_Config_Write command 1 = RESERVED							
BstPsvDsc	0 = Boost	ost Passive Discharge Control Boost output will be discharged only when entering Off and Hard-Reset modes. Boost output will be discharged only when entering Off and Hard-Reset modes and when BstEn is set to 000.							
BstIAdptEn	0 = Inducto	Boost Adaptive Peak Current Control 0 = Inductor peak current fixed at the programmed value by means of BstISet 1 = Inductor peak current automatically increased to provide better load regulation							
BstFastStrt	0 = Time to	t Start Time o full current ca o full current ca			s . Precharge witl	h 2x current			
BstFetScale	Boost FET 0 = No FE 1 = Active	T scaling	scaled down b	y half to optimi	ze efficiency for	low inductor pe	eak current sett	ings	
BstlSet[3:0]		5mA 0mA	eak Current Se	tting					
BstVSet[5:0]	Boost Out	put Voltage Set le from 5V to 20 5V 5.25V 19.75V 20V	-	crements					

Table 86. Bst_Config_Write Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0
APResponse (0x30)	0	0	1	1	0	0	0	0

Table 87. 0x31 - Bst_Config_Read

MODE	Read							
BIT	В7	В6	B5	B4	В3	B2	B1	В0
APCmdOut (0x31)	0	0	1	1	0	0	0	1

Table 88. Bst_Config_Read Response

BIT	В7	В6	В5	B4	В3	B2	B1	В0
APResponse (0x31)	0	0	1	1	0	0	0	1
APDataIn0	_	BstEn[1:0]						n[1:0]
APDataIn1	_	_	_	_	BstPsvDsc	BstlAdptEn	BstFastStrt	BstFetScale
APDataIn2	_	BstlSet[3:0]						
APDataln3	RESERVED	SERVED — BstVSet[5:0]						
APDataIn4	_	BstSeq[2:0]						
BstSeq[2:0]	000 = Disable 001 = RESER 010 = Enabled 011 = Enabled 100 = Enabled 101 = RESER 110 = RESER	Boost Enable Configuration (Read only) 000 = Disabled 001 = RESERVED 010 = Enabled at 0% of Boot/POR Process Delay Control 011 = Enabled at 25% of Boot/POR Process Delay Control 100 = Enabled at 50% of Boot/POR Process Delay Control 101 = RESERVED 110 = RESERVED 111 = Controlled by Bst1En after 100% of Boot/POR Process Delay Control						

Buck Configuration Commands

Table 89. 0x35 - Buck1_Config_Write

MODE	Write			<u></u>	<u></u>			
BIT	В7	В6	B5	B4	В3	B2	B1	В0
APCmdOut (0x35)	0	0	1	1	0	1	0	1
APDataOut0	_	Buck1Psv Dsc	Buck1Sft Strt	Buck1Act Dsc	Buck1Low EMI	Buck1IAdpt En	Buck1Fet Scale	_
APDataOut1	_	_			Buck1V	/Set[5:0]		
APDataOut2	_	_	Buck1IZ	CSet[1:0]		Buck1I	Set[3:0]	
APDataOut3	_	_	_	_	_	_	Buck1I	En[1:0]
Buck1Psv Dsc	0 = Buck1	issive Discharge 1 passively disc 1 passively disc	harged only in		le Low			
Buck1Sft Strt	l							
Buck1Act DSC	0 = Buck1	Buck1 Active Discharge Control 0 = Buck1 actively discharged only in Hard-Reset 1 = Buck1 actively discharged in Hard-Reset or Enable Low						
Buck1Low EMI	0 = Norm	w EMI Mode al operation ase rise/fall time	on BLX by 3x					
Buck1lAdpt En	0 = Induc	aptive Peak Cu tor peak curren tor peak curren	t fixed at the pr					
Buck1FET Scale	Reduce the 0: FET sc	Buck1 Force FET Scaling Reduce the FET size by factor 2. Use it to optimize the efficiency for Buck1Iset <100mA 0: FET scaling disabled 1: FET scaling enabled						
Buck1VSet [5:0]	0.8V to 2. 000000 =	Buck1 Output Voltage Setting 0.8V to 2.375V, Linear Scale, 25mV increments 000000 = 0.8V 000001 = 0.825V						
	111111 = 3	2.375V						

Table 89. 0x35 - Buck1_Config_Write (continued)

Buck1IZC Set[1:0]	Buck1 Zero Crossing Current Threshold Optimizes Buck1 for a given voltage setting. 00 = 10mA, Use for Buck1VSet < 1V 01 = 20mA, Use for 1V < Buck1VSet < 1.8V 10 = 30mA, Use for 1.8V < Buck1VSet < 3V 11 = 40mA, Use for Buck1Vset > 3V
Buck1ISet [3:0]	Buck1 Inductor current Peak Current Setting 25mA step 0000 = 0mA 0001 = 25mA 1111 = 375mA
Buck1En [1:0]	Buck1 Enable Configuration (effective only when Buck1Seq == 111) 00 = Disabled: BK1OUT not actively discharged unless Hard-Reset/Shutdown/Off mode 01 = Enabled 10 = Controlled by MPC_ (See MPC_Config_Write) 11 = RESERVED

Table 90. Buck1_Config_Write Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0
APResponse (0x35)	0	0	1	1	0	1	0	1

Table 91. 0x36 - Buck1_Config_Read

MODE	Read							
BIT	В7	В6	B5	B4	В3	B2	B1	В0
APCmdOut (0x36)	0	0	1	1	0	1	1	0

Table 92. Buck1_Config_Read Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0	
APResponse (0x36)	0	0	1	1	0	1	1	0	
APDataIn0	_	Buck1Psv Dsc	Buck1Fast	Buck1Act Dsc	Buck1Low EMI	Buck1En Fmax	Buck1Fet Scale	_	
APDataIn1	_	_	Buck1VSet[5:0]						
APDataIn2	_	_	Buck1IZCSet[1:0] Buck1ISet[3:0]						
APDataln3	_	_	_	_	_	_	— Buck1En[1:0]		
APDataIn4	_	_	_	_	_	Buck1Seq[2:0]			
Buck1Seq [2:0]	Buck1 Enable Configuration (Read only) 000 = Disabled 001 = Reserved 010 = Enabled at 0% of Boot/ POR Process Delay Control 011 = Enabled at 25% of Boot/ POR Process Delay Control 100 = Enabled at 50% of Boot/ POR Process Delay Control 101 = Reserved 110 = Reserved 111 = Controlled by Buck1En [1:0] after 100% of Boot/POR Process Delay Control								

Table 93. 0x37 - Buck1_DVSConfig_Write

MODE	Write									
BIT	В7	В6	B5	B4	В3	B2	B1	В0		
APCmdOut (0x37)	0	0	1	1	0	1	1	1		
APDataOut0	_	— — Buck1VSet[5:0]								
APDataOut1	_	_			Buck1Altern	ateVSet[5:0]				
APDataOut2	_	_	_	MPC4	MPC3	MPC2	MPC1	MPC0		
Buck1VSet [5:0]	Buck1 Voltage Setting for Dynamic Voltage Scaling Function: This is the voltage set on Buck1 after a positive edge on MPC 0.8V to 2.375V, Linear Scale, 25mV increments 000000 = 0.8V 000001 = 0.825V 111111 = 2.375V									
Buck1Altern ateVSet[5:0]	Buck1 Alternate Voltage Setting for Dynamic Voltage Scaling Function: This is the voltage set on Buck1 upon writing this command or after a negative edge on MPC 0.8V to 2.375V, Linear Scale, 25mV increments 000000 = 0.8V 000001 = 0.825V 111111 = 2.375V									
MPC_	This selects the MPC pin used for alternate voltage function. If an MPC is used for dynamic voltage scaling, all other functions of that MPC are disabled. MPC works on edge, so the static value of MPC does not matter.									

Table 94. Buck1_DVSConfig_Write Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0
APResponse (0x37)	0	0	1	1	0	1	1	1

Table 95. 0x3A - Buck2_Config_Write

MODE	Write									
BIT	В7	В6	В5	B4	В3	B2	B1	В0		
APCmdOut (0x3A)	0	0	1	1	1	0	1	0		
APDataOut0	_	Buck2Psv Dsc	Buck2Sft Strt	Buck2Act Dsc	Buck2Low EMI	Buck2IAdpt En	Buck2Fet Scale	_		
APDataOut1	_	_			Buck2V	/Set[5:0]				
APDataOut2	_	_	Buck2IZ	CSet[1:0]		Buck2ls	Set[3:0]			
APDataOut3	_	_	_	_	_	_	Buck2E	En[1:0]		
Buck2Psv DSC	0 = Buck2 pa	ve Discharge C essively dischar essively dischar	ged only in Ha		Low					
Buck2SftStrt										
Buck2Act DSC	0 = Buck2 ac	Buck2 Active Discharge Control 0 = Buck2 actively discharged only in Hard-Reset 1 = Buck2 actively discharged in Hard-Reset or Enable Low								
Buck2Low EMI	Buck2 Low E 0 = Normal o 1 = Increase		BLX by 3x							
Buck2lAdpt En	0 = Inductor	ive Peak Curre peak current fix peak current au	ed at the prog		•					
Buck2FET Scale	Reduce the F 0 = FET scale	1 = Inductor peak current automatically increased to provide better load regulation Buck2 Force FET Scaling Reduce the FET size by factor 2. Use it to optimize the efficiency for Buck1lset <100mA 0 = FET scaling disabled 1 = FET scaling enabled								
Buck2VSet [5:0]	0.8V to 3.95\ 000000 = 0.8	suck2 Output Voltage Setting .8V to 3.95V, Linear Scale, 50mV increments 00000 = 0.8V 00001 = 0.85V								
	111111 = 3.95	5V								

Table 95. 0x3A - Buck2_Config_Write (continued)

Buck2IZCSet [1:0]	Buck2 Zero Crossing Current Threshold Optimizes Buck2 for a given voltage setting. 00 = 10mA, Use for Buck2VSet < 1V 01 = 20mA, Use for 1V < Buck2VSet < 1.8V 10 = 30mA, Use for 1.8V < Buck2VSet < 3V 11 = 40mA, Use for Buck2VSet > 3V
Buck2ISet [3:0]	Buck2 Inductor Current Peak Current Setting 25mA step 0000 = 0mA 0001 = 25mA 1111 = 375mA
Buck2En[1:0]	Buck2 Enable Configuration (effective only when Buck2Seq == 111) 00 = Disabled 01 = Enabled 10 = Controlled by MPC_Config_Write command 11 = Reserved

Table 96. Buck2_Config_Write Response

BIT	B7	В6	B5	B4	В3	B2	B1	В0
APResponse (0x3B)	0	0	1	1	1	0	1	0

Table 97. 0x3B - Buck2_Config_Read

MODE	Read							
BIT	B7	В6	B5	B4	В3	B2	B1	В0
APCmdOut (0x3B)	0	0	1	1	1	0	1	1

Table 98. Buck2_Config_Read Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0	
APResponse (0x3B)	0	0	1	1	1	0	1	1	
APDataIn0	_	Buck2Psv Dsc	Buck2Sft Strt	Buck2Act Dsc	Buck2Low EMI	Buck2IAdpt En	Buck2Fet Scale	_	
APDataIn1	_	— Buck2VSet[5:0]							
APDataIn2	_	_	- Buck2IZCSet[1:0] Buck2ISet[3:0]						
APDataIn3	_	_	_	_	_	_	Buck2	En[1:0]	
APDataIn4	_	_		_	_		Buck2Seq[2:0]		
Buck2Seq [2:0]	000 = Dis 001 = RE3 010 = Ena 011 = Ena 100 = Ena 101 = RE3 110 = RE3	SERVED Abled at 0% of E Abled at 25% of Abled at 50% of SERVED SERVED	Boot/ POR Prod Boot/ POR Pro Boot/ POR Pro	cess Delay Con ocess Delay Co ocess Delay Co ocess Delay Co	ntrol ntrol	elay Control			

Table 99. 0x3C - Buck2_DVSConfig_Write

MODE	Write										
BIT	В7	В6	B5	B4	В3	B2	B1	В0			
APCmdOut (0x3C)	0	0	1	1	1	1	0	0			
APDataOut0	_	_			Buck2V	/Set[5:0]					
APDataOut1	_	_			Buck2Altern	ateVSet[5:0]					
APDataOut2	_										
Buck2VSet [5:0]	This is the 0.8V to 3. 000000 = 000001 =	Buck2 Voltage Setting for Dynamic Voltage Scaling Function: This is the voltage set on Buck2 after a positive edge on MPC 0.8V to 3.95V, Linear Scale, 50mV increments 000000 = 0.8V 000001 = 0.85V 111111 = 3.95V									
Buck2Altern ateVSet[5:0]	This is the 0.8V to 3. 000000 = 000001 =	Buck2 Alternate Voltage Setting for Dynamic Voltage Scaling Function: This is the voltage set on Buck2 upon writing this command or after a negative edge on MPC 0.8V to 3.95V, Linear Scale, 50mV increments 000000 = 0.8V 000001 = 0.85V 111111 = 3.95V									
MPC_	If an MPC	This selects the MPC pin used for alternate voltage function. If an MPC is used for dynamic voltage scaling, all other functions of that MPC are disabled. MPC works on edge, so the static value of MPC does not matter.									

Table 100. Buck2_DVSConfig_Write Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0
APResponse (0x3C)	0	0	1	1	1	1	0	0

LDO Configuration Commands

Table 101. 0x40 - LDO1_Config_Write

MODE	Write								
BIT	В7	В6	B5	B4	В3	B2	B1	В0	
APCmdOut (0x40)	0	1	0	0	0	0	0	0	
APDataOut0	_	_	_	LDO1Pas Dsc	LDO1Act Dsc	LDO1Md	LDO1	En[1:0]	
APDataOut1	_	_			LDO1V	Set[5:0]			
LDO1Pas Dsc	0 = LDO1 ou	LDO1 Passive Discharge Control 0 = LDO1 output will be discharged only entering Off and Hard-Reset modes. 1 = LDO1 output will be discharged only entering Off and Hard-Reset modes and when the enable is Low							
LDO1Act Dsc	0 = LDO1 ou	DO1 Active Discharge Control 3 = LDO1 output will be actively discharged only in Hard-Reset mode 1 = LDO1 output will be actively discharged in Hard-Reset mode and also when its Enable goes Low							
LDO1Md	is disabled. 0 = Normal L	On, the output	mode	d. This setting is	-		hange only wh	en the LDO	
LDO1En [1:0]	00 = Disabled 01 = Enabled 10 = Controll	d	onfig_Write con	when LDO1Se	eq[2:0] == 111)				
LDO1VSet [5:0]	0.5V to 1.95\ 000000 = 0.5	LDO1 Output Voltage Setting–Limited by input supply 0.5V to 1.95V, Linear Scale, 25mV increments 000000 = 0.5V 000001 = 0.525V							
	111010 = 1.9 >111010 = Li	5V mited by input	supply						

Table 102. LDO1_Config_Write Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0
APResponse (0x40)	0	1	0	0	0	0	0	0

Table 103. 0x41 - LDO1_Config_Read

MODE	Read							
BIT	В7	В6	B5	B4	В3	B2	B1	В0
APCmdOut (0x41)	0	1	0	0	0	0	0	1

Table 104. LDO1_Config_Read Response

			•						
BIT	В7	В6	B5	B4	В3	B2	B1	В0	
APResponse (0x41)	0	1	0	0	0	0	0	1	
APDataIn0	_	LDO1Pas						En[1:0]	
APDataIn1	_								
APDataIn2	_	LDO1Seq[2:0]							
LDO1Seq [2:0]	000 = Disable 001 = RESEF 010 = Enable 011 = Enable 100 = Enable 101 = RESEF 110 = RESEF	RVED d at 0% of Bood d at 25% of Bood d at 50% of Bood RVED RVED	ot/POR Processot/POR Procesot/POR Proces	s Delay Contro ss Delay Contr ss Delay Contr 0% of Boot/PO	ol ol	ay Control			

Table 105. 0x42 - LDO2_Config_Write

MODE	Write									
BIT	В7	В6	B5	B4	В3	B2	B1	В0		
APCmdOut (0x42))	0	1	0	0	0	0	1	0		
APDataOut0	_	_	_	LDO2Pas LDO2Act LDO2Md LDO2En[1:0]						
APDataOut1	_	_	_			LDO2VSet[4:0]				
LDO2Pas Dsc	0 = LDO2 out	•	harged only e	ntering Off and ntering Off and			the enable is	low.		
LDO2Act Dsc	0 = LDO2 out	DO2 Active Discharge Control = LDO2 output will be actively discharged only in Hard-Reset mode = LDO2 output will be actively discharged in Hard-Reset mode and also when its Enable goes Low								
LDO2Md	When FET is is disabled. 0 = Normal LI	LDO2 Mode Control When FET is On, the output is unregulated. This setting is internally latched and can change only when the LDO2 is disabled. 0 = Normal LDO2 operating mode 1 = Load switch mode. FET is either fully On or Off depending on state of LDO2En								
LDO2En [1:0]	00 = Disabled 01 = Enabled 10 = Controlle	I ed by MPC_Co	nfig_Write cor	when LDO2Se	q[2:0] == 111)					
LDO2VSet [4:0]	0.9V to 4V, Li	 11110 = 3.9V								

Table 106. LDO2_Config_Write Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0
APResponse (0x42)	0	1	0	0	0	0	1	0

Table 107. 0x43 - LDO2_Config_Read

MODE	Read							
BIT	В7	В6	B5	B4	В3	B2	B1	В0
APCmdOut (0x43)	0	1	0	0	0	0	1	1

Table 108. LDO2_Config_Read Response

BIT	В7	В6	B5	В4	В3	B2	B1	В0	
APResponse (0x43)	0	1	0	0	0	0	1	1	
APDataIn0	_	_	_	LDO2Pas Dsc	LDO2Act Dsc	LDO2Md	LDO2En[1:0]		
APDataIn1	_	_	_			LDO2VSet[4:0]]		
APDataIn2	_	_	_	LDO2Seq[2:0]					
LDO2Seq [2:0]	000 = Disable 001 = Enable 010 = Enable 011 = Enable 100 = Enable 101 = RESEF 110 = RESEF	d always when d at 0% of Bood at 25% of Bood at 50% of Book RVED	BAT/SYS is p ot/ POR Proces ot/ POR Proce ot/ POR Proce	resent ss Delay Contro ss Delay Contro ss Delay Contro oss Delay Contro 0% of Boot/PO	rol rol	ay Control			

Charge Pump Configuration Commands

Table 109. 0x46 - ChargePump_Config_Write

MODE	Write									
BIT	B7	В6	B5	B4	В3	B2	B1	В0		
APCmdOut (0x46)	0	1	0	1	1	0				
APDataOut0	_	CPE						n[1:0]		
APDataOut1	_	CPPscDisch								
CPEn[1:0]	00 = Disabled 01 = Enabled 10 = Controlle	Charge Pump Enable Configuration (effective only when CPSeq = 111) 00 = Disabled 01 = Enabled 10 = Controlled by MPC_Config_Write command 11 = RESERVED								
CPpsvDisch	Charge Pump 0 = Disabled 1 = Enabled									
CPVSet	0 = 6.6V 1 = 5V									

Table 110. ChargePump_Config_Write Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0
APResponse (0x46)	0	1	0	0	0	1	1	0

Table 111. 0x47 - ChargePump_Config_Read

MODE	Read	Read									
BIT	В7	В6	B5	B4	В3	B2	B1	В0			
APCmdOut (0x47)	0	1	0	0	0	1	1	1			

Table 112. ChargePump_Config_Read Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0				
APResponse (0x47)	0	1	0	0	0	1	1	1				
APDataIn0	_	_	_	_	_	_	CPEn	[1:0]				
APDataIn1	_	CPPscDisch										
APDataIn2	_	CPSeq[2:0]										
CPSeq[2:0]	000 = Disable 001 = RESEI 010 = Enable 011 = Enable 100 = Enable 101 = RESEI 110 = RESEI	RVED ed at 0% of Boed at 25% of Boed at 50% of Boed	ot/POR Proces oot/POR Proce oot/POR Proce	ss Delay Contress Delay Contess Delay Con	trol	ntrol						

SFOUT Configuration Commands

Table 113. 0x48 - SFOUT_Config_Write

MODE	Write										
BIT	B7	В6	B5	B4	В3	B2	B1	В0			
APCmdOut (0x48)	0										
APDataOut0	_	SFOUTV SFOUTEn[1:0]									
SFOUTV Set	SFOUT Outp 0 = 5V 1 = 3.3V	• • •									
SFOUTE n[1:0]	00 = Disabled 01 = Enabled 10 = Enabled	SFOUT LDO Enable Configuration 00 = Disabled (regardless of CHGIN) 01 = Enabled when CHGIN is present 10 = Enabled when CHGIN is present and Controlled by MPC_Config_Write command 11 = RESERVED									

Table 114. SFOUT_Config_Write Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0
APResponse (0x48)	0	1	0	0	1	0	0	0

Table 115. 0x49 - SFOUT_Config_Read

MODE	Read	ead									
BIT	В7	В6	B5	B4	В3	B2	B1	В0			
APCmdOut (0x49)	0	1	0	0	1	0	0	1			

Table 116. SFOUT_Config_Read Response

BIT	B7	В6	B5	B4	В3	B2	B1	В0
APResponse (0x49)	0	1	0	0	1	0	0	1
APDataIn0	_	_	_	_	_	SFOUTVSet	SFOUT	En[1:0]

MON Mux Configuration Commands

Table 117. 0x50 - MONMux_Config_Write

MODE	Write							
BIT	B7	В6	B5	B4	В3	B2	B1	В0
APCmdOut (0x50)	0	1	0	1	0	0	0	0
APDataOut0	MONEn	_	MONHiZ	MONR	atioCfg[1:0]		MONCtrl[2:0]	
MONEn	0 = MON is n				state depends or ation	n MONHIZ		
MONHiZ	MON Off Mod 0 = Pulled LO 1 = Hi-Z		ulldown resistor					
MONRatio Cfg[1:0]	MON Resistiv 00 = 1:1 01 = 2:1 10 = 3:1 11 = 4:1	ve Partition Se	elector					
MONCtrl[2:0]	000 = MON 0 001 = MON 0 010 = MON 0 011 = MON 0 100 = MON 0 101 = MON 0 110 = MON 0	connected to a	(80µs BBM afteresistive partition resistive pa	on of BAT on of SYS on of BK2OU on of BK1OU on of L2OUT on of L1OUT on of SFOUT	JТ - -	D])		

Table 118. MONMux_Config_Write Response

BIT	B7	В6	B5	B4	В3	B2	B1	В0
APResponse (0x51)	0	1	0	1	0	0	0	0

Table 119. 0x51 - MONMux_Config_Read

MODE	Read							
BIT	В7	В6	B5	B4	В3	B2	B1	В0
APCmdOut (0x51)	0	1	0	1	0	0	0	1

Table 120. MONMux_Config_Read Response

BIT	B7	В6	B5	B4	В3	B2	B1	В0
APResponse (0x51)	0	1	0	1	0	0	0	1
APDataIn0	MONEN	_	MONHiZ	MONRat	ioCfg[1:0]		MONCtrl[2:0]	

Table 121. 0x53 - ADC_Measure_Launch

MODE	Launch									
BIT	B7	В6	B5	B4	В3	B2	B1	В0		
APCmdOut (0x53)	0	1	0	1	0	0	1	1		
APDataOut0	_	_	A	ADCAvgSiz[2:0]		ADCSel[2:0]			
ADCAvg Siz[2:0]		ADC Averaging Size ADC performs 2 ^{ADCAvgSiz[2:0]} consecutive averaged measurements								
ADCSel [2:0]	ADC Channe 000 = SYS 001 = MON 010 = THM 011 = CHGIN 100 = CPOU' 101 = BSTOU 11x = RESEF	I T JT								

Table 122. ADC_Measure_Launch Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0			
APResponse (0x53)	0	1	0	1	0	0	1	1			
APDataIn0	_	ADCResult[1:0]									
APDataIn1				ADCM	ax[7:0]						
APDataIn2		ADCMin[7:0]									
APDataIn3		ADCAvg[7:0]									
ADCResult	01 = ADC bus	s, measuremer sy easurement ab	nt completed	: Automatic Lev	vel Compensat	tion engine					
ADCMax[7:0]	ADC Maximu Contains the		e measured by	/ the ADC							
ADCMin[7:0]	ADC Minimum Value Contains the minimum value measured by the ADC										
ADCAvg[7:0]		ADC Average Value Contains the average value of 2 ^{ADCAvgSiz} [2:0] ADC measurements									

Buck-Boost Configuration Commands

Table 123. 0x70 - BBst_Config_Write

MODE	Write												
BIT	В7	B7 B6 B5 B4 B3 B2 B1 B0											
APCmdOut (0x70)	0	1	1	1	0	0	0	0					
APDataOut0				RESERVED	(Set to 0x00)								
APDataOut1	_	_	_	_	_		BBstlSet[2:0]						
APDataOut2	_	_				BBstVSet[4:0]							
APDataOut3	_	BBstRip Red	BBstAct Dsc	BBstPas Dsc	BBstMd	BBstInd	BBstE	En[1:0]					
BBstlSet [2:0]		10 = 100mA 11 = 150mA 10 = 200mA 11 = 250mA 10 = 300mA											
BBstVSet [4:0]	Disabled.	Linear Scale, SV SV		_	lly latched and	can change onl	ly when Buck-	Boost is					
BBstRip Red	Buck-Boost F Leave set to	Ripple Reduction	on										
BBstAct Dsc	0 = Actively c	Buck-Boost Active Discharge Control 2 = Actively discharged only in Hard-Reset 1 = Actively discharged in Hard-Reset or Enable Low											
BBstPas Dsc	0 = Passively	Buck-Boost Passive Discharge Control D = Passively discharged only in Hard-Reset 1 = Passively discharged in Hard-Reset or Enable Low											

Table 123. 0x70 - BBst_Config_Write (continued)

BBstMd	Buck-Boost EMI Reduction 0 = Damping enabled 1 = Damping disabled
BBstInd	Buck-Boost Inductance select 0 = Inductance is 4.7µH 1 = Inductance is 3.3µH
BBstEn [1:0]	Buck-Boost Enable Configuration (effective only when BBstSeq[2:0] == 111) 00 = Disabled 01 = Enabled 10 = Controlled by MPC_Config_Write command 11 = RESERVED

Table 124. BBst_Config_Write Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0
APResponse (0x70)	0	1	1	1	0	0	0	0

Table 125. 0x71 - BBst_Config_Read

MODE	Read							
BIT	B7	В6	B5	B4	В3	B2	B1	В0
APCmdOut (0x71)	0	1	1	1	0	0	0	1

Table 126. BBst_Config_Read Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0		
APResponse (0x71)	0	1	1	1	0	0	0	1		
APDataIn0	ClkDiv Ena		ClkDivSet[6:0]							
APDataIn1	_	_	_	_	_		BBstlSet[2:0]			
APDataIn2	_	_	— — BBstVSet[4:0]							
APDataln3	_	_	BBstActDsc BBstPasDsc BBstMd BBstInd BBstEn[1:0]							
APDataIn4	_	_	_	_	_		BBstSeq[2:0]			
BBstSeq [2:0]	000 = Disa 001 = RES 010 = Enak 011 = Enak 100 = Enak 101 = RES 110 = RES	bled ERVED bled at 0% of bled at 25% coled at 50% cerved ERVED ERVED	of Boot/ POR Pr of Boot/ POR Pr	d only) cess Delay Conocess Delay Conocess Delay Co	ntrol ntrol	ay Control				

Haptic Configuration Commands

Table 127. 0xA0 - Hpt_Config_Write0

MODE	Write									
BIT	B7	В6	B5	B4	В3	B2	B1	В0		
APCmdOut (0xA0)	1	0	1	0	0	0	0	0		
APDataOut0	_	_	_	_	EmfEn	HptSel	AlcMod	ZccHysEn		
APDataOut1				IniGs	s[7:0]	,				
APDataOut2	ZccSlow En	_	_	FltrCntrEn		IniGs	s[11:8]			
APDataOut3	_	_	_			IniDly[4:0]				
APDataOut4	_	WidWdw[5:0]								
APDataOut5	_	— NarWdw[5:0]								
EmfEn										
HptSel	Can also be s	Haptic Mode Select Can also be set using opcode 0xAD. 0 = ERM Mode 1 = LRA Mode								
AlcMod		vel Compensa set using opcod		ntrol						
ZccHysEn		g Comparator lead to set using opcoor		ntrol						
IniGss [11:0]	Can also be	Back EMF Initial Guess Can also be set using opcode 0xAE. Initial estimate for BEMF frequency = ((25.6MHz/64) / IniGss[11:0])								
ZccSlowEn	Can also be s 0 = Zero-cros	Zero-Crossing Comparator Slow-Down Enable Can also be set using opcode 0xBA. Description: Descript								

Table 127. 0xA0 - Hpt_Config_Write0 (continued)

FltrCntrEn	Zero-Crossing Event Capturing Filter Enable Can also be set using opcode 0xBA 0 = Zero-crossing measured using single comparator. 1 = Zero-crossing measured using an up/down counter (samples at 25.6MHz). Samples the output of the comparator for the whole duration of the enabled window (wide or narrow). The counter starts at zero (mid-code) and will end at a positive or negative code depending on whether the average zero-crossing event occurs before or after than the expected time. The closer the zero-crossing is on average to the expected time, the closer to zero code returned at the end of the window will be. Phase error (in 25.6MHz period units) can be calculated by dividing the resulting code at the end of the window by 2. The usage of the up/down counter enables filtering/noise rejection that could otherwise cause a systematic shift in the phase error detected.
IniDly[4:0]	Number of sine wave periods to be skipped before (re)starting BEMF measurement after: Start of vibration pattern. Change of output polarity (e.g., braking) Programmed percentage output amplitude (w.r.t. V _{FS}) becomes again higher than EmfSkipTh[6:0] after having previously gone below it. Can also be set using Opcode 0xAF.
WidWdw [5:0]	Wide window duration for BEMF zero-crossing detection (LSB is (1/64) of currently imposed sinewave period). Can also be set using Opcode 0xB0
NarWdw [5:0]	Narrow window duration for BEMF zero-crossing detection (LSB is (1/64) of currently imposed sinewave period). Can also be set using Opcode 0xB0

Table 128. Hpt_Config_Write0 Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0
APResponse (0xA0)	1	0	1	0	0	0	0	0

Table 129. 0xA1 - Hpt_Config_Read0

MODE	Read							
BIT	В7	В6	B5	B4	В3	B2	B1	В0
APCmdOut (0xA1)	1	0	1	0	0	0	0	1

Table 130. Hpt_Config_Read0 Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0	
APResponse (0xA1)	1	0	1	0	0	0	0	1	
APDataIn0	_	_	_	_	EmfEn	HptSel	AlcMod	ZccHysEn	
APDataIn1			IniGss[7:0]						
APDataIn2	ZccSlow En	_	_	FltrCntrEn		IniGss	s[11:8]		
APDataln3	_	_	_			IniDly[4:0]			
APDataIn4	_	_	WidWdw[5:0]						
APDataIn5	_	_			NarWo	dw[5:0]			

Table 131. 0xA2 - Hpt_Config_Write1

MODE	Write									
BIT	В7	В6	B5	B4	В3	B2	B1	В0		
APCmdOut (0xA2)	1	0	1	0	0	0	1	0		
APDataOut0				EmfSl	cipCyc[7:0]					
APDataOut1				Blank	:Wdw[7:0]					
APDataOut2	_	_	_	_	_	-	BlankWdw[10:8	3]		
APDataOut3				Hpt	:Vfs[7:0]					
APDataOut4				ETRG	OdAmp[7:0]					
APDataOut5				ETRG	OdDur [7:0]					
EmfSkipCyc [7:0]	completes.	er of consecu	•	eriods during v	vhich BEMF de	tection is skippe	ed after a BEM	F detection		
BlankWdw [10:0]		ng comparato e set using op	or blanking time code 0xB9.	after enable (L	SB = 1/25.6MF	łz)				
HptVfs[7:0]	will be the r		veen the value p			tput amplitude in the current S				
ETRGOd Amp[7:0]	MSB repres	Sets amplitude of the overdrive period as a percentage of V_{FS} (ETRG mode). LSB = 0.78% V_{FS} . Note that the MSB represents the sign of the amplitude to be driven. Can also be set using opcode 0xB3.								
ETRGOdDur [7:0]			drive period. LS code 0xB3. (ET							

Table 132. Hpt_Config_Write1 Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0
APResponse (0xA2)	1	0	1	0	0	0	1	0

Table 133. 0xA3 - Hpt_Config_Read1

MODE	Write							
BIT	B7	В6	B5	B4	В3	B2	B1	В0
APCmdOut (0xA3)	1	0	1	0	0	0	1	1

Table 134. Hpt_Config_Read1 Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0	
APResponse (0xA3)	1	0	1	0	0	0	1	1	
APDataIn0				EmfSkip	Cyc[7:0]				
APDataIn1				BlankW	dw[7:0]				
APDataIn2	_	_	_	_	_	1	BlankWdw[10:8	[]	
APDataIn3				HptVf	s[7:0]				
APDataIn4		ETRGOdAmp[7:0]							
APDataIn5				ETRGOd	Dur [7:0]				

Table 135. 0xA4— Hpt_Config_Write2

MODE	Write											
BIT	В7	В6	B5	B4	В3	B2	B1	В0				
APCmdOut (0xA4)	1	0	1	0	0	1	0	0				
APDataOut0				ETRG	ActAmp[7:0]		'	•				
APDataOut1				ETRG	ActDur[7:0]							
APDataOut2		ETRGBrkAmp[7:0]										
APDataOut3				ETRG	BrkAmp[7:0]							
APDataOut4	_		NarLpGain[2:0)]	_		WidLpGain[2:0)]				
APDataOut5	_	_			NarCnt	Lck[5:0]						
ETRGAct Amp[7:0]		itude of the no	ormal drive perio pcode 0xB3.	od as a percent	age of V _{FS} (ET	RG mode). LSI	B = 0.78%V _{FS}	plus sign bit.				
ETRGAct Dur[7:0]	1	ion of the nor be set using o	mal drive period pcode 0xB3.	I. LSB = 10ms	(ETRG mode)							
ETRGBrk Amp[7:0]		itude of the broce set using o	aking period as pcode 0xB3.	a percentage of	of V _{FS} (ETRG n	node). LSB = 0	.78%V _{FS} plus s	sign bit.				
ETRGBrk Dur[7:0]	1	ion of the bra	king period. LSE pcode 0xB3.	B = 5ms (ETRG	mode)							
NarLpGain [2:0]	the new si	newave perio active. Can a	phase delay fou d with respect to lso be set using	the previously								
WidLpGain [2:0]	the new si	newave perio active. Can a	phase delay fou d with respect to Iso be set using	o the previously								
NarCntLck [5:0]			utive periods wharrow. Can also			e narrow windo	w before detec	tion window is				

Table 136. Hpt_Config_Write2 Response

BIT	B7	В6	B5	B4	В3	B2	B1	В0
APResponse (0xA4)	1	0	1	0	0	1	0	0

Table 137. 0xA5 - Hpt_Config_Read2

MODE	Write							
BIT	B7	В6	B5	B4	В3	B2	B1	В0
APCmdOut (0xA5)	1	0	1	0	0	1	0	1

Table 138. Hpt_Config_Read2 Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0	
APResponse (0xA5)	1	0	1	0	0	1	0	1	
APDataIn0		ETRGActAmp[7:0]							
APDataIn1		ETRGActDur[7:0]							
APDataIn2				ETRGE	BrkAmp[7:0]				
APDataln3				ETRGE	BrkAmp[7:0]				
APDataIn4	_	— NarLpGain[2:0] — WidLpGain[2:0]							
APDataIn5	_	_			NarCnt	Lck[5:0]			

Table 139. 0xA6 - Hpt_SYS_Threshold_Config_Write

MODE	Write									
BIT	В7	В6	B5	B4	В3	B2	B1	В0		
APCmdOut (0xA6)	1	1 0 1 0 0 1 0								
APDataOut0		HptSysUVLO[7:0]								
HptSys UVLO[7:0]	Sets the SYS	Haptic SYS UVLO Threshold Sets the SYS undervoltage threshold. If V _{SYS} falls below this UVLO threshold, the haptic driver is locked (HptLock = 1) and System-Error[7:0] = 0x25 is issued. See Opcode 0xA8 for details on restarting the haptic driver. LSB = 5.5V/255								

Table 140. Hpt_SYS_threshold_Config_Write Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0
APResponse (0xA6)	1	0	1	0	0	1	1	0

Table 141. 0xA7—Hpt_SYS_threshold_Config_Read

MODE	Read	dead								
BIT	B7	В6	B5	B4	В3	B2	B1	В0		
APCmdOut (0xA7)	1	0	1	0	0	1	1	1		

Table 142. Hpt_SYS_threshold_Config_Read Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0
APResponse (0xA7)	1	0	1	0	0	1	1	1
APDataIn0		HptSysUVLO[7:0]						

Table 143. 0xA8 - Hpt_Lock_Config_Write

MODE	Write							
BIT	В7	В6	B5	B4	В3	B2	B1	В0
APCmdOut (0xA8)	1	0	1	0	1	0	0	0
APDataOut0	_	_	_	_	_	_	_	HptLock
HptLock		condition caus 0xA8. The hapt aptic Driver			nis bit can only le HptLock = 1.	•	manually writin	g HptLock =

Table 144. Hpt_Lock_Config_Write Response

BIT	B7	В6	B5	B4	В3	B2	B1	В0
APResponse (0xA8)	1	0	1	0	1	0	0	0

Table 145. 0xA9 - Hpt_Lock_Config_Read

MODE	Read							
BIT	B7	В6	B5	B4	В3	B2	B1	В0
APCmdOut (0xA9)	1	0	1	0	1	0	0	1

Table 146. Hpt_Lock_Config_Read Response

BIT	B7	В6	B5	B4	В3	B2	B1	В0
APResponse (0xA9)	1	0	1	0	1	0	0	1
APDataIn0	_	_	_	_	_	_	_	HptLock

Table 147. 0xAA - Hpt_EMF_Threshold_Config_Write

MODE	Write									
BIT	B7	В6	B5	B4	В3	B2	B1	В0		
APCmdOut (0xAA)	1	0	0 1 0 1 0 1							
APDataOut0	_		EmfSkipTh[6:0]							
EMFSkipTh [6:0]	Percentage of	Back EMF Skip Threshold Percentage of the full-scale output amplitude under which to skip the BEMF measurement as the returned BEMF would be too small to measure in these cases.								

Table 148. Hpt_EMF_Threshold_Config_Write Response

BIT	B7	В6	B5	B4	В3	B2	B1	В0
APResponse (0xAA)	1	0	1	0	1	0	1	0

Table 149. 0xAB - Hpt_EMF_Threshold_Config_Read

MODE	Read							
BIT	В7	В6	B5	B4	В3	B2	B1	В0
APCmdOut (0xAB)	1	0	1	0	1	0	1	1

Table 150. HPT_EMF_Threshold_Config_Read Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0		
APResponse (0xAB)	1	0	1	0	1	0	1	1		
APDataIn0		_	_			EmfSki	oTh[6:0]	1		

Table 151. 0xAC—HPT_Autotune

MODE	Launch							
BIT	В7	В6	B5	B4	В3	B2	B1	В0
APCmdOut (0xAC)	1	0	1	0	1	1	0	0

Table 152. HPT_Autotune Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0		
APResponse (0xAC)	1	0	1	0	1	1	0	0		
APDataIn0		Result[7:0]								
APDataIn1		BEMFPeriod[7:0]								
APDataIn2	_	_	_	_		BEMFPe	eriod[11:8]			
Result [7:0]	0x00 = Auto- 0x01 = Auto-	•	MFPeriod[11:0]	available.						
BEMFPeriod [11:0]	Resonant fre	Resonant frequency resolved by autotune function = ((25.6MHz / 64) / BEMF_freq)								

Table 153. 0xAD— HPT_SetMode

MODE	Write							
BIT	В7	В6	B5	B4	В3	B2	B1	В0
APCmdOut (0xAD)	1	0	1	0	1	1	0	1
APDataOut0	_	_	_	_	EmfEn	HptSel	AlcMod	ZccHysEn

Table 154. HPT_SetMode Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0
APResponse (0xAD)	1	0	1	0	1	1	0	1

Table 155. 0xAE— HPT_SetInitialGuess

MODE	Write									
BIT	В7	В6	B5	B4	В3	B2	B1	В0		
APCmdOut (0xAE)	1	0	1	0	1	1	1	0		
APDataOut0		IniGss[7:0]								
APDataOut1	IniGss[11:8]									

Table 156. HPT_SetInitialGuess Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0
APResponse (0xAE)	1	0	1	0	1	1	1	0

Table 157. 0xAF— HPT_SetInitialDelay

MODE	Write							
BIT	В7	В6	B5	B4	В3	B2	B1	В0
APCmdOut (0xAF)	1	0	1	0	1	1	1	1
APDataOut0	_	_	_			IniDly[4:0]		

Table 158. HPT_SetInitialDelay Response

BIT	B7	В6	B5	B4	В3	B2	B1	В0
APResponse (0xAF)	1	0	1	0	1	1	1	1

Table 159. 0xB0—HPT_SetWindow

MODE	Write								
BIT	В7	В6	B5	B4	В3	B2	B1	В0	
APCmdOut (0xB0)	1	0	1	1	0	0	0	0	
APDataOut0	_	_		WidWdw[5:0]					
APDataOut1	_	_	NarWdw[5:0]						

Table 160. HPT_SetWindow Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0
APResponse (0xB0)	1	0	1	1	0	0	0	0

Table 161. 0xB1 - HPT_SetBackEMFCycle

MODE	Write	Write									
BIT	В7	В6	B5	B4	В3	B2	B1	В0			
APCmdOut (0xB1)	1	0	1	1	0	0	0	1			
APDataOut0		EmfSkipCyc[7:0]									

Table 162. HPT_SetBackEMFCycle Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0
APResponse (0xB1)	1	0	1	1	0	0	0	1

Table 163. 0xB2—HPT_SetFullScale

MODE	Write—							
BIT	В7	В6	B5	B4	В3	B2	B1	В0
APCmdOut (0xB2)	1	0	1	1	0	0	1	0
APDataOut0		HptVfs[7:0]						

Table 164. HPT_SetFullScale Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0
APResponse (0xB2)	1	0	1	1	0	0	1	0

Table 165. 0xB3—Hpt_SetHptPattern

MODE	Write					,				
BIT	B7	В6	B5	B4	В3	B2	B1	В0		
APCmdOut (0xB3)	1	0	1	1	0	0	1	1		
APDataOut0		ETRGOdAmp[7:0]								
APDataOut1		ETRGOdDur[7:0]								
APDataOut2				ETRGAc	tAmp[7:0]					
APDataOut3		ETRGActDur[7:0]								
APDataOut4		ETRGBrkAmp[7:0]								
APDataOut5		ETRGBrkDur[7:0]								

Table 166. Hpt_SetHptPattern Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0
APResponse (0xB3)	1	0	1	1	0	0	1	1

Table 167. 0xB4—Hpt_SetGain

MODE	Write							
BIT	B7	В6	B5	B4	В3	B2	B1	В0
APCmdOut (0xB4)	1	0	1	1	0	1	0	0
APDataOut0	_		NarLpGain[2:0]				WidLpGain[2:0]

Table 168. Hpt_SetGain Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0
APResponse (0xB4)	1	0	1	1	0	1	0	0

Table 169. 0xB5—HPT_SetLock

MODE	Write	Write								
BIT	В7	В6	B5	B4	В3	B2	B1	В0		
APCmdOut (0xB5)	1	0	1	1	0	1	0	1		
APDataOut0	_	_	NarCntLck[5:0]							

Table 170. Hpt_SetLock Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0
APResponse (0xB5)	1	0	1	1	0	1	0	1

Table 171. 0xB6—Hpt_ReadResonanceFrequency

MODE	Read	Read								
BIT	В7	В6	B5	B4	В3	B2	B1	В0		
APCmdOut (0xB6)	1	0	1	1	0	1	1	0		

Table 172. Hpt_ReadResonanceFrequency Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0	
APResponse (0xB6)	1	0	1	1	0	1	1	0	
APDataIn0		BEMFPeriod[7:0]							
APDataIn1	_	_	_	_	BEMFPeriod[11:8]				

Table 173. 0xB7—Hpt_SetTimeout

MODE	Write							
BIT	В7	В6	B5	B4	В3	B2	B1	В0
APCmdOut (0xB7)	1	0	1	1	0	1	1	1
APDataOut0	— — HptDrvTmo[5:0]							
	Haptic Driver Timeout See Opcode 0xA8 for details on restarting the haptic driver. 1s Step resolution. If timeout is reached, the haptic driver is locked (HptLock = 1) and SystemError[7:0] = 0x04 is issued. 000000 = Disabled 000001 = 1s							the haptic

Table 174. Hpt_SetTimeout Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0
APResponse (0xB7)	1	0	1	1	0	1	1	1

Table 175. 0xB8—Hpt_GetTimeout

MODE	Read	Read									
BIT	В7	В6	B5	B4	В3	B2	B1	В0			
APCmdOut (0xB8)	1	0	1	1	1	0	0	0			

Table 176. Hpt_GetTimeout Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0
APResponse (0xB8)	1	0	1	1	1	0	0	0
APDataIn0	_	_	HptDrvTmo[5:0]					

Table 177. 0xB9—Hpt_SetBlankingWindow

MODE	Write								
BIT	В7	В6	B5	B4	В3	B2	B1	В0	
APCmdOut (0xB9)	1	0	1	1	1	0	0	1	
APDataOut0		BlankWdw[7:0]							
APDataOut1	— — — — BlankWdw[10:8]								

Table 178. Hpt_SetBlankingWindow Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0
APResponse (0xB9)	1	0	1	1	1	0	0	1

Table 179. 0xBA—Hpt_SetZCC

MODE	Write							
BIT	В7	В6	B5	B4	В3	B2	B1	В0
APCmdOut (0xBA)	1	0	1	1	1	0	1	0
APDataOut0	_	_	_	_	_	_	ZccSlowEn	FltrCntrEn

Table 180. Hpt_SetZCC Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0
APResponse (0xBA)	1	0	1	1	1	0	1	0

Power and Reset Commands

Table 181. 0x80—PowerOff_Command

MODE	Write										
BIT	B7	B7 B6 B5 B4 B3 B2 B1 B0									
APCmdOut (0x80)	1	1 0 0 0 0 0 0									
APDataOut0		PwrOffCmd[7:0]									
PwrOffCmd [7:0]	Writing 0xB2	Power-Off Command Writing 0xB2 to this register will immediately place the part in the OFF state. All other codes = Do nothing									

Table 182. PowerOff_Command Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0	
APResponse (0x80)	1	0	0	0	0	0	0	0	
APDataIn0	_	_	_	_	_	_	_	PwrOffRes ponse	
PwrOffResp onse	0 = Password	Power-Off Response 0 = Password good, preparing Off mode 1 = Password is wrong							

Table 183. 0x81 - SoftReset_Command

MODE	Write											
BIT	В7	B7 B6 B5 B4 B3 B2 B1 B0										
APCmdOut (0x81)	1	1 0 0 0 0 0 0 1										
APDataOut0		SoftResetCmd[7:0]										
SoftReset Cmd [7:0]	Writing 0xB3	Soft-Reset Command Writing 0xB3 to this register will force a Soft-Reset, all registers will be reset to their default values and the RST line will be asserted. All other codes = Do nothing										

Table 184. SoftReset_Command Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0		
APResponse (0x81)	1	0	0	0	0	0	0	1		
APDataIn0	_	_	_	_	_	_	_	SoftReset Response		
SoftReset Response	0 = Password	Soft-Reset Response 0 = Password good, preparing Soft-Reset 1 = Password is wrong								

Table 185. 0x82—Hard-Reset_Command

MODE	Write											
BIT	В7	B7 B6 B5 B4 B3 B2 B1 B0										
APCmdOut (0x82)	1	1 0 0 0 0 0 1 0										
APDataOut0		HardResetCmd [7:0]										
HardReset Cmd[7:0]	Writing 0xB4 will perform a	Hard-Reset Command Writing 0xB4 to this register will force the system to perform a Hard-Reset. All supplies will turn Off and system will perform a full power-on sequence. All other codes = Do nothing										

Table 186. Hard-Reset_Command Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0	
APResponse (0x82)	1	0	0	0	0	0	1	0	
APDataIn0	_	_	_	_	_	_	_	HardReset Response	
HardReset Response	0 = Password	Hard-Reset Response 0 = Password good, preparing Hard-Reset 1 = Password is wrong							

Table 187. 0x83—StayOn_Command

MODE	Write							
BIT	В7	В6	B5	B4	В3	B2	B1	В0
APCmdOut (0x83)	1	0	0	0	0	0	1	1
APDataOut0	_	_	_	_	_	_	_	StayOn
StayOn	condition. Th		fect after being		part from shutt	ing down and r	eturning to the	power-off

Table 188. 0x83—StayOn_Command Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0
APResponse (0x83)	1	0	0	0	0	0	1	1

Table 189. 0x84—PowerOff_Command_Delay

MODE	Write										
BIT	В7	В6	B5	B4	В3	B2	B1	В0			
APCmdOut (0x84)	dOut 1 0 0 0 0 1 0		0								
APDataOut0				PwrOffDly	/Cmd[7:0]			0			
PwrOffDly Cmd [7:0]	Power-Off Co Writing 0xB2 t All other code	to this register	will place the	part in the Off s	state after a 30	ms delay.					

Table 190. PowerOff_Command_Delay Response

BIT	В7	В6	B5	B4	В3	B2	B1	В0
APResponse (0x84)	1	0	0	0	0	1	0	0
APDataIn0	_	_	_	_	_	_	_	PwrOffDly Response
PwrOffDly Response		th Delay Respo d good, prepari d is wrong						

Fuel Gauge I²C Registers Register Summary

All registers must be written and read as 16-bit words; 8-bit writes cause no effect. Any bits marked X (don't care) or read only must be written with the rest of the register, but the value written is ignored by the IC. The values read from don't care bits are undefined. Calculate the register's value by multiplying the 16-bit word by the register's LSb value, as shown in Table 191.

VCELL Register (0x02)

The MAX20303 measures VCELL between the V_{DD} and GND pins. VCELL is the average of four ADC conversions. The value updates every 250ms in active mode and every 45s in hibernate mode.

SOC Register (0x04)

The ICs calculate SOC using the ModelGauge algorithm. This register automatically adapts to variation in battery size since ModelGauge naturally recognizes relative SOC.

The upper byte least-significant bit has units of 1%. The lower byte provides additional resolution.

The first update is available approximately 1s after POR of the IC. Subsequent updates occur at variable intervals depending on application conditions.

MODE Register (0x06)

The MODE register allows the system processor to send special commands to the IC (see Figure 16).

- Quick-Start generates a first estimate of OCV and SOC based on the immediate cell voltage. Use with caution; see the *Quick-Start* section.
- EnSleep enables sleep mode. See the <u>Sleep Mode</u> section.
- HibStat indicates when the IC is in hibernate mode (read only).

VERSION Register (0x08)

The value of this read-only register indicates the production version of the IC.

Table 191. Register Summary

ADDRESS	REGISTER NAME	16-BIT LSb	DESCRIPTION	READ/WRITE	DEFAULT
0x02	VCELL	78.125µV/cell	ADC measurement of VCELL.	R	_
0x04	SOC	1%/256	Battery state of charge.	R	_
0x06	MODE	_	Initiates quick-start, reports hibernate mode, and enables sleep mode.	W	0x0000
0x08	VERSION	_	IC production version.	R	0x001_
0x0A	HIBRT	_	Controls thresholds for entering and exiting hibernate mode.	R/W	0x8030
0x0C	CONFIG	_	Compensation to optimize performance, sleep mode, alert indicators, and configuration.	R/W	0x971C
0x14	VALRT	_	Configures the VCELL range outside of which alerts are generated.	R/W	0x00FF
0x16	CRATE	0.208%/hr	Approximate charge or discharge rate of the battery.	R	_
0x18	VRESET/ID	_	Configures VCELL threshold below which the IC resets itself, ID is a one-time factory-programmable identifier.	R/W	0x96
0x1A	STATUS	_	Indicates overvoltage, undervoltage, SOC change, SOC low, and reset alerts.	R/W	0x01
0x40 to 0x7F	TABLE		Configures battery parameters.	W	_
0xFE	CMD	_	Sends POR command.	R/W	0xFFFF

HIBRT Register (0x0A)

To disable hibernate mode, set HIBRT = 0x0000. To always use hibernate mode, set HIBRT = 0xFFFF (see Figure 17).

- ActThr (active threshold): If at any ADC sample |OCV-CELL| is greater than ActThr, the IC exits hibernate mode. 1 LSb = 1.25mV.
- HibThr (hibernate threshold). If the absolute value of CRATE is less than HibThr for longer than 6min, the IC enters hibernate mode. 1 LSb = 0.208%/hr.

CONFIG Register (0x0C)

See Figure 18

- RCOMP is an 8-bit value that can be adjusted to optimize IC performance for different lithium chemistries or different operating temperatures. Contact Maxim for instructions for optimization. The POR value of RCOMP is 0x97.
- SLEEP forces the IC in or out of sleep mode if Mode.EnSleep is set. Writing 1 forces the IC to enter

- sleep mode, and 0 forces the IC to exit. The POR value of SLEEP is 0.
- ALSC (SOC change alert) enables alerting when SOC changes by at least 1%. Each alert remains until STATUS.SC is cleared, after which the alert automatically clears until SOC again changes by 1%.
 Do not use this alert to accumulate changes in SOC.
- ALRT (alert status bit) is set by the IC when an alert occurs. When this bit is set, the ALRT pin asserts low. Clear this bit to service and deassert the ALRT pin. The power-up default value for ALRT is 0. The STATUS register specifies why the ALRT pin was asserted.
- ATHD (empty alert threshold) sets the SOC threshold, where an interrupt is generated on the ALRT pin and can be programmed from 1% up to 32%. The value is (32 ATHD)% (e.g., 00000b → 32%, 00001b → 31%, 00010b → 30%, 11111b → 1%). The POR value of ATHD is 0x1C, or 4%. The alert only occurs on a falling edge past this threshold.




Figure 16. MODE Register Format




Figure 17. HIBRT Register Format

		MSB (R	COMP)—	-ADDRES	SS 0x0C					LSB-	—ADD	RESS (0x0D		
RCOMP 7	RCOMP 6	RCOMP 5	RCOMP 4	RCOMP 3	RCOMP 2	RCOMP 1	RCOMP 0	SLEEP	ALSC	ALRT	ATHD 4	ATHD 3	ATHD 2	ATHD 1	ATHD 0
MSb							LSb	MSb							LSb

Figure 18. CONFIG Register Format

Wearable Power Management Solution

VALRT Register (0x14)

This register is divided into two thresholds: Voltage alert maximum (VALRT.MAX) and minimum (VALRT. MIN). Both registers have 1 LSb = 20mV. The IC alerts while VCELL > VALRT.MAX or VCELL < VALRT.MIN (see Figure 19).

CRATE Register (0x16)

The IC calculates an approximate value for the average SOC rate of change. 1 LSb = 0.208% per hour (not for conversion to ampere).

VRESET/ID Register (0x18)

See Figure 20.

• **ID** is an 8-bit read-only value that is one-time programmable at the factory, which can be used as an

- identifier to distinguish multiple cell types in production. Writes to these bits are ignored.
- VRESET[7:1] adjusts a fast analog comparator and a slower digital ADC threshold to detect battery removal and reinsertion. For captive batteries, set to 2.5V. For removable batteries, set to at least 300mV below the application's empty voltage, according to the desired reset threshold for your application. If the comparator is enabled, the IC resets 1ms after VCELL rises above the threshold. Otherwise, the IC resets 250ms after the VCELL register rises above the threshold.
- Dis. Set Dis = 1 to disable the analog comparator in hibernate mode to save approximately 0.5µA




Figure 19. VALRT Register Format




Figure 20. VRESET/ID Register Format

STATUS Register (0x1A)

An alert can indicate many different conditions. The STATUS register identifies which alert condition was met. Clear the corresponding bit after servicing the alert (see Figure 21).

Reset Indicator:

 RI (reset indicator) is set when the device powers up. Any time this bit is set, the IC is not configured, so the model should be loaded and the bit should be cleared.

Alert Descriptors:

These bits are set only when they cause an alert (e.g., if CONFIG.ALSC = 0, then SC is never set).

- VH (voltage high) is set when VCELL has been above ALRT.VALRTMAX.
- VL (voltage low) is set when VCELL has been below ALRT.VALRTMIN.
- **VR** (voltage reset) is set after the device has been reset regardless of EnVr.
- HD (SOC low) is set when SOC crosses the value in CONFIG.ATHD.
- SC (1% SOC change) is set when SOC changes by at least 1% if CONFIG.ALSC is set.

Enable or Disable VRESET Alert:

EnVr (enable voltage reset alert) when set to 1 asserts the ALRT pin when a voltage-reset event occurs under the conditions described by the VRESET/ ID register.

TABLE Registers (0x40 to 0x7F)

Contact Maxim for details on how to configure these registers. The default value is appropriate for some Li+batteries.

To unlock the TABLE registers, write 0x57 to address 0x3F, and 0x4A to address 0x3E. While TABLE is unlocked, no ModelGauge registers are updated, so relock as soon as possible by writing 0x00 to address 0x3F, and 0x00 to address 0x3E.

CMD Register (0xFE)

Writing a value of 0x5400 to this register causes the device to completely reset as if power had been removed (see the *Power-On Reset (POR)* section). The reset occurs when the last bit has been clocked in. The IC does not respond with an I²C ACK after this command sequence.




Figure 21. STATUS Register Format

Table 192. Register Bit Default Values

OTIO OTIO				DEFAULT VALUE			
REGISTER DITS	MAX20303A	MAX20303B	MAX20303C	MAX20303D	MAX20303E	MAX20303G	MAX20303H
PFN2PUD_CFG*	PU/PD Connected	Hi-Z	PU/PD Connected	Hi-Z	Hi-Z	Hi-Z	Hi-Z
PFN1PUD_CFG*	Z-iH	PU/PD Connected	Z-!H	PU/PD Connected	PU/PD Connected	PU/PD Connected	PU/PD Connected
WriteProtect	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled
lLimBlank	10ms	10ms	10ms	10ms	10ms	Disabled	Disabled
ILimCntl	500mA	1000mA	500mA	1000mA	200mA	500mA	500mA
MtChgTmr	15min	15min	15min	15min	0min	0min	0min
FChgTmr	150min	150min	150min	150min	150min	600min	600min
PChgTmr	30min	30min	30min	30min	60min	30min	30min
TShdnTmo	58	58	55	55	58	58	58
ChgAutoRe	Disabled	Disabled	Disabled	Disabled	Auto-Restart	Auto-Restart	Auto-Restart
VPChg	2.7V	3V	2.7V	2.7V	3V	3.15V	3.15V
IPChg	5% IFCHG	5% IFCHG	5% IFCHG	5% IFCHG	10% IFCHG	10% IFCHG	10% IFCHG
ChgDone	10% IFCHG	10% IFCHG	10% IFCHG	10% IFCHG	5% IFCHG	10% IFCHG	10% IFCHG
ChgEn	Enabled	Enabled	Enabled	Enabled	Enabled	Disabled	Disabled
ChgAutoStp	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled
BatReChg	200mV	200mV	200mV	200mV	100mV	200mV	200mV
BatReg	4.20V	4.20V	4.20V	4.20V	4.20V	4.35V	4.35V
ColdLim	1397.65mV	1397.65mV	1397.65mV	1397.65mV	1327.06mV	1397.65mV	1397.65mV
HotLim	529.41mV	529.41mV	529.41mV	529.41mV	416.47mV	529.41mV	529.41mV
BstISet	325mA	100mA	325mA	100mA	275mA	425mA	425mA
BstIAdptEn	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled
BstFastStrt	100ms	100ms	100ms	100ms	100ms	50ms	50ms
BstFetScale	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled
BstVSet	12V	13V	12V	13V	13V	20V	20V
Buck1FetScale	Enabled	Disabled	Enabled	Disabled	Disabled	Disabled	Disabled
Buck2FetScale	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled
BstSeq	BstEn After 100%	BstEn After 100%	Disabled	Disabled	BstEn After 100%	BstEn After 100%	Disabled
BstEn	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled
Buck1VSet	1.2V	1.2V	1.2V	1.2V	1.8V	1.8V	1.8V
Buck1IZCSet	20mA	20mA	20mA	20mA	30mA	30mA	30mA
Buck2VSet	1.8V	1.8V	1.8V	1.8V	0.95V	V6.0	0.9V
Buck2IZCSet	30mA	30mA	30mA	30mA	10mA	10mA	10mA

Table 192. Register Bit Default Values (continued)

C HOLO				DEFAULT VALUE			
NEGIO EN DI O	MAX20303A	MAX20303B	MAX20303C	MAX20303D	MAX20303E	MAX20303G	MAX20303H
Buck2ISet	150mA	150mA	150mA	150mA	150mA	150mA	150mA
Buck11Set	50mA	150mA	50mA	150mA	150mA	150mA	150mA
BootDly**	80ms	80ms	80ms	80ms	80ms	120ms	120ms
Buck2SftStrt	50ms Soft-Start	50ms Soft-Start	50ms Soft-Start	50ms Soft-Start	25ms Soft-Start	50ms Soft-Start	50ms Soft-Start
Buck1SftStrt	50ms Soft-Start	50ms Soft-Start	50ms Soft-Start	50ms Soft-Start	25ms Soft-Start	50ms Soft-Start	50ms Soft-Start
Buck2En	Enabled	Enabled	Enabled	Enabled	Disabled	Disabled	Disabled
Buck1En	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled
LDO1Md	ГРО	ГРО	ГРО	ГРО	Load Switch	ГРО	ГРО
LDO1En	Enabled	Disabled	Enabled	Disabled	Disabled	Disabled	Disabled
LDO2Md	ГБО	ГРО	ГВО	ГДО	Load Switch	ГРО	ГРО
LDO2En	Enabled	Disabled	Enabled	Disabled	Disabled	Disabled	Disabled
PassDiscEna***	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled
LDO2VSet	3.0V	3.2V	3.0V	3.2V	1.8V	3.2V	3.2V
StayOn	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled
SFOUTVSet	3.3V	3.3V	3.3V	3.3V	2.0V	3.3V	3.3V
LDO1VSet	1.2V	1.1V	1.2V	1.1V	1.8V	1.2V	1.2V
SysMinVIt	4.0V	4.0V	4.0V	4.0V	3.6V	3.6V	3.6V
SFOUTEn	CHGIN	CHGIN	CHGIN	CHGIN	Disabled	CHGIN	CHGIN
CPVSet	5.0V	5.0V	5.0V	5.0V	2.00	6.6V	6.6V
CPEn	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled
CPSeq	CPEn After 100%	CPEn After 100%	CPEn After 100%	CPEn After 100%	CPEn After 100%	CPEn After 100%	Disabled
PwrRstCfg	000100	0b0110	000100	0b0110	0b0111	0b0111	0b0111
Buck2Seq	%09	Buck2En After 100%	%09	Buck2En After 100%	Buck2En After 100%	Buck2En After 100%	Buck2En After 100%
Buck1Seq	%09	Buck1En After 100%	%09	Buck1En After 100%	%0	Buck1En After 100%	Buck1En After 100%
BBstEn	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled
LDO2Seq	LDO2En After 100%	LDO2En After 100%	LDO2En After 100%	LDO2En After 100%	LDO2En After 100%	LDO2En After 100%	LDO2En After 100%
LDO1Seq	LDO1En After 100%	LDO1En After 100%	LDO1En After 100%	LDO1En After 100%	LDO1En After 100%	LDO1En After 100%	LDO1En After 100%
ThmEn	Enabled	Enabled	Enabled	Enabled	Enabled	Disabled	Disabled

Table 192. Register Bit Default Values (continued)

STIG				DEFAULT VALUE			
REGIOTER DITO	MAX20303A	MAX20303B	MAX20303C	MAX20303D	MAX20303E	MAX20303G	MAX20303H
BBstVset	5V	5V	5V	5V	38	5V	5V
BBstlSet	250mA	150mA	250mA	150mA	100mA	100mA	100mA
BatOcThr	1000mA	1000mA	1000mA	1000mA	200mA	1000mA	1000mA
BBstRipRed	Lower Ripple	Lower Ripple	Lower Ripple	Lower Ripple	Lower Ripple	Lower Ripple	Lower Ripple
BBstInd	4.7µH	4.7µH	4.7µH	4.7µH	4.7µH	4.7µH	4.7µH
BBstSeq	BBstEn After 100%	BBstEn After 100%	BBstEn After 100%	BBstEn After 100%	BBstEn After 100%	BBstEn After 100%	BBstEn After 100%
EmfEn	Enabled	Enabled	Enabled	Enabled	Enabled	Disabled	Disabled
HptSel	LRA	LRA	LRA	LRA	ERM	ERM	ERM
AlcMod	Enabled	Enabled	Enabled	Enabled	Disabled	Enabled	Enabled
HptSysUVLO	3.3V	3.28V	3.3V	3.28V	3V	3V	3V
HptDrvTmo	58	Disabled	58	Disabled	Disabled	10s	10s
ILimMax***	1000mA	1000mA	1000mA	1000mA	450mA	1000mA	1000mA
TCHGIN_SHDN	120°C	120°C	120°C	120°C	100°C	100°C	100°C

*See Table 193

**Sets tRST time. See Figure 3

***If enabled, passive discharge is enabled for all rails in off mode.

***Current limit during tlLimBlank

Table 193. Register Bit Default Values

NO E			DE	DEVICE CONFIGURATION	NOIL		
	MAX20303A	MAX20303B	MAX20303C	MAX20303D	MAX20303E	MAX20303G	MAX20303H
PFN1	Hi-Z	Pullup	Hi-Z	Pullup	Pullup	Pullup	Pullup
PFN2	Pulldown	Hi-Z	Pulldown	Hi-Z	Hi-Z	Hi-Z	Hi-Z
ON STATE LOGIC LEVELS*	VIO_IH, VIO_IL	VPFN_IH, VPFN_IL	PFN_IH, VPFN_IL VIO_IH, VIO_IL	VPFN_IH, VPFN_IL	VPFN_IH, VPFN_IL	PFN_IH, VPFN_IL VPFN_IH, VPFN_IL VPFN_IH, VPFN_IL VPFN_IL	VPFN_IH, VPFN_IL

*Values in this row reference Electrical Characteristics table parameters. In OFF mode, VPFN_IH and VPFN_IL logic levels always apply.

Table 194. I²C Direct Register Default Values

					DEFAULT VALUE	ш		
KEGISTEK	NAME	MAX20303A	MAX20303B	MAX20303C	MAX20303D	MAX20303E	MAX20303G	MAX20303H
00×0	HardwareID	0x02	0x02	0x02	0x02	0x02	0x02	0x02
0x01	FirmwareID	0x02	0x02	0x02	0x02	0x02	0x02	0×02
0x0B	SystemError	00×0	00×0	00×0	00×00	00×0	00×0	00×0
0x0C	IntMask0	00×0	00×0	00×0	00×00	00×0	00×0	00×0
0x0D	IntMask1	00×0	00×0	00×0	0x00	00×0	00×0	00×0
0×0E	IntMask2	0x40	0x40	0x40	0x40	0x40	0x40	0x40
0×0F	APDataOut0	00×0	00×0	00×0	00×00	00×0	00×0	00×0
0x10	APDataOut1	00×0	00×0	00×0	00×00	00×0	00×0	00×0
0x11	APDataOut2	0000	00×0	0x00	00×00	00×0	00X0	00×0
0x12	APDataOut3	00X0	00×0	0×00	00×00	00×0	00×0	00×0
0x13	APDataOut4	00X0	00×0	00×0	00×00	00×0	00×0	00×0
0x14	APDataOut5	0000	00×0	0×00	00×00	00×0	00×0	0000
0x15	APDataOut6	00×0	00×0	00×0	00×00	00×0	00×0	00×0
0x17	APCmdOut	00×0	00×0	00×0	00×00	00×0	00×0	00×0
0x18	APResponse	00×0	00×0	00×0	00×00	00×0	00×0	00×0
0x19	APDataIn0	00×0	00×0	00×0	00×00	00×0	00×0	00×0
0x1A	APDataIn1	00×0	00×0	00×0	00×00	00×0	00×0	00×0
0x1B	APDataIn2	00×0	00×0	00×0	0x00	00×0	00×0	00×0
0x1C	APDataIn3	00×0	00×0	00×0	00×00	00×0	00×0	00×0
0x1D	APDataIn4	00×0	00×0	00×0	00×00	00×0	00×0	00×0
0x1E	APDataIn5	00×0	00×0	00×0	0×00	00×0	00×0	00×0
0x20	LDODirect	00×0	00×0	00×0	00×00	00×0	00×0	00×0
0x21	MPCDirectWrite	0x00	0×00	0x00	0x00	00×0	00×0	00×0
0x28	HptRAMAddr	00×0	00×0	00×0	0x00	00×0	00×0	00×0
0x29	HptRAMDataH	0x4A	0x4A	0x4A	0x4A	0x4A	0x4A	0x4A
0x2A	HptRAMDataM	0x74	0x74	0x74	0x74	0x74	0x74	0x74
0x2B	HptRAMDataL	0x63	0x63	0x63	0x63	0x63	0x63	0x63
0x2C	LEDStepDirect	00×0	00×0	00×0	0x00	00×0	00×0	00×0
0x2D	LED0Direct	0x00	0×00	0×00	0x00	00×0	00×0	00×0
0x2E	LED1Direct	00×0	00×0	00×0	0x00	00×0	00×0	00×0
0x2F	LED2Direct	00×0	00×0	00×0	0x00	00×0	00×0	00×0
0x30	HptDirect0	0x04	0x04	0x04	0x04	0x04	0x04	0x04
0x31	HptDirect1	00×0	00×0	00×0	00×00	00×0	00×0	00×0
0x32	HptRTI2Camp	0x00	0×00	0×00	0x00	00×0	00×0	00×0
0x33	HotPatRAMAddr	00X0	00X0	00×0	00×00	00×0	00x0	00^0

Table 195. Read Opcode Default Values

					DEFAULT VALUE	_ 		
OPCODE	REGISTER	MAX20303A	MAX20303B	MAX20303C	MAX20303D	MAX20303E	MAX20303G	MAX20303H
	APDataln0	0x00	00×0	00×0	00×0	00X0	00×0	00×0
	APDataIn1	0x00	00×0	00×0	00×00	00×0	00×0	00×0
GPIO_Config_Read //ox/02)	APDataln2	0x00	00×0	00×0	00×0	00×0	00×0	00×0
(2000)	APDataln3	0x0	00×0	00×0	00×0	00×0	00×0	00×0
	APDataln4	0x00	00×0	00×0	00×00	00×0	0x00	0x00
GPIO_Control_Read (0x04)	APDataln0	00×0	00×0	00×0	00×0	00×0	00×0	00×0
	APDataln0	0x0	00×0	00×0	00×0	00X0	00×0	00×0
	APDataIn1	0x00	00×0	00×0	00×0	00X0	00×0	00×0
MPC_Contig_Read	APDataln2	0x0	00×0	00×0	00×00	00×0	00×0	00×0
	APDataln3	0x0	00×0	00×0	00×0	00X0	00×0	00×0
	APDataIn4	0x0	00×0	00×0	00×0	00X0	00×0	00×0
InputCurrent_Config_Read (0x11)	APDataln0	0x1E	0x1F	0x1E	0x1F	0x1B	90×0	90×0
ThermalShutdown_Config_Read (0x12)	APDataln0	0×03	0x03	0×03	0x03	0×03	0×03	0x03
	APDataln0	0x14	0x14	0x14	0x14	0x05	0x0C	0x0C
Charger_Config_Read	APDataIn1	0x41	0x61	0x41	0x41	0x64	0×75	0×75
(0x15)	APDataln2	0xB3	0xB3	0xB3	0xB3	0xD3	0xF6	0xF6
	APDataln3	0x04	0x04	0x04	0x04	00×0	00×0	00×0
	APDataln0	0xC6	0xC6	0xC6	0xC6	0xBC	0xC6	0xC6
ChargerThermalLimits_Config_Read	APDataIn1	0x00	00×0	00×0	00×0	00×0	00×0	00×0
(0x17)	APDataln2	0x00	0×00	00×0	00×00	00×0	00×0	0x00
	APDataln3	0x4B	0x4B	0x4B	0x4B	0x3B	0x4B	0x4B
	APDataln0	0x00	00×0	00×0	00×00	00×0	00×0	00×0
	APDataln1	0x00	00×0	00×0	00×0	00×0	00×0	00×0
Charger I hermal Reg_ConfigRead (0×19)	APDataln2	0x1F	0x1F	0x1F	0x1F	0x1F	0x1F	0x1F
(6.32)	APDataln3	0x00	00×0	00×0	00×0	00×0	00×0	00×0
	APDataln4	0x00	00×0	00×0	00×00	0x00	0x00	00×0
Charger_Control_Read (0x1B)	APDataln0	0×03	0x03	0x03	0x03	0×03	00×0	00×0
Charger_JEITAHyst_ControlRead (0x1D)	APDatain0	90×0	90×0	90×0	90×0	0x86	0x86	0x86

Table 195. Read Opcode Default Values (continued)

1					DEFAULT VALUE	ш		
OPCODE	REGISTER	MAX20303A	MAX20303B	MAX20303C	MAX20303D	MAX20303E	MAX20303G	MAX20303H
	APDataln0	00×0	00×0	00×0	00×0	0x0	00×0	00×0
	APDataln1	0x04	0x04	0x04	0x04	0x04	90×0	90×0
Bst_Config_Read (0×31)	APDataln2	60×0	00×0	60×0	00×00	0x07	0x0D	0x0D
(100)	APDataln3	0x1C	0x20	0x1C	0x20	0x20	0x3C	0x3C
	APDataln4	20×0	70×0	00×0	00×0	0×07	00×0	00×0
	APDataln0	0x02	00×0	0x02	00×0	0x20	00×0	00×0
	APDataln1	06×0	06×0	06×0	06×0	0xA8	0xA8	0xA8
Buck1_Config_Read //v36)	APDataln2	0x12	0x16	0x12	0x16	0x26	0x26	0x26
(cov)	APDataln3	0x01	0x01	0x01	0x01	0x01	0x01	0x01
	APDataIn4	0x04	0×07	0x04	0×07	0x02	0×07	0×07
	APDataln0	00×0	00×0	00×0	00×0	0x20	00×0	00×0
	APDataln1	0x94	0x94	0x94	0x94	0x83	0x82	0x82
Buck2_Config_Read //o×3R)	APDataln2	0x26	0x26	0x26	0x26	90×0	90×0	90×0
(10v2)	APDataln3	0x01	0x01	0x01	0x01	0x0	00×0	00×0
	APDataIn4	0x04	0×07	0x04	0x07	0x07	0×07	0×07
	APDataln0	0x01	00×0	0x01	00×0	0x04	00×0	00×0
LDO1_Contig_Read (0×41)	APDataln1	0x1C	0x18	0x1C	0x18	0x34	0x1C	0x1C
(1.20)	APDataln2	0×07	0x07	20×0	0×07	0x07	0×07	20×0
	APDataln0	0x01	00×0	0x01	00×00	0x04	00×0	00×0
LDO2_Contig_Read (0x43)	APDataln1	0x15	0x17	0x15	0x17	0×0	0x17	0x17
(00)	APDataln2	0×07	0×07	0×07	0×07	0×07	0×07	20×0
	APDataln0	00×0	00×0	00×0	00×0	0x00	00×0	00×0
ChargePump_Contig_Read (0x47)	APDataln1	0x01	0x01	0x01	0×01	0x01	00×0	00×0
	APDataln2	0×07	0x07	20×0	0×07	0x07	0×07	00×0
SFOUT_Config_Read (0x49)	APDataln0	90x0	0x05	0x05	0x05	00×0	0x05	0×05
MONMux_Config_Read (0x51)	APDataln0	00×0	00×0	00×0	00×0	00×0	00×0	00×0
	APDataln0	00×0	0x00	00×0	00×00	0x00	0x00	00×0
	APDataln1	0x05	0x03	0x05	0×03	0x02	0×02	0x02
BBst_coniig_Read (0x71)	APDataln2	0x19	0x19	0x19	0x19	0x05	0x19	0x19
(; ;;;)	APDataln3	0x20	0x20	0x20	0x20	0x20	0x20	0x20
	APDataln4	0x07	0x07	0x07	0x07	0x07	0×07	0x0

Table 195. Read Opcode Default Values (continued)

					DEEA!!! T \\A! !!E			
OPCODE	REGISTER			נ	בו אטרו אארט	ַ בַּ		
		MAX20303A	MAX20303B	MAX20303C	MAX20303D	MAX20303E	MAX20303G	MAX20303H
	APDataln0	0x0E	0×0E	0×0E	0×0E	0x08	0x02	0x02
	APDataIn1	0XD0	0XD0	0XD0	0XD0	0XD0	0XD0	0xD0
Hpt_Config_Read0	APDataln2	0×97	26×0	0×97	0×97	0×97	26×0	0×97
(0xA1)	APDataln3	0x00	00×0	00×0	00×0	0x00	00×0	0×00
	APDataIn4	0x05	0×05	0x05	0x05	0x05	0x05	0x05
	APDataIn5	0x01	0x01	0x01	0x01	0x01	0x01	0x01
	APDataln0	0x01	0x01	0x01	0x01	0x01	0x01	0x01
	APDataIn1	00×0	00×0	00×0	00×0	0x00	00×0	00×0
Hpt_Config_Read1	APDataln2	0x02	0x02	0x02	0x02	0x02	0x02	0x02
(0xA3)	APDataln3	0x8B	0x8B	0x8B	0x8B	0x8B	0x8B	0x8B
	APDataIn4	0x7F	0x7F	0x7F	0x7F	0x7F	0x7F	0x7F
	APDataIn5	0x04	0x04	0x04	0x04	0x04	0x04	0x04
	APDataln0	0xCC	0xCC	0xCC	0xCC	0xCC	0xCC	0xCC
	APDataIn1	0x32	0x32	0x32	0x32	0x32	0x32	0x32
Hpt_Config_Read2	APDataln2	0xFF	0xFF	0xFF	0xFF	0xFF	0×FF	0xFF
(0xA5)	APDataln3	0x04	0x04	0x04	0x04	0x04	0x04	0x04
	APDataln4	0x24	0x24	0x24	0x24	0x24	0x24	0x24
	APDataIn5	0x06	90×0	90×0	90×0	90×0	0×06	90×0
Hpt_SYS_Threshold_Config_Read (0xA7)	APDataln0	0x99	0x98	66×0	0×98	0x8B	0x8B	0x8B
Hpt_Lock_Config_Read (0xA9)	APDataln0	0×00	00×0	00×0	0×00	0×00	0x00	00×0
Hpt_EMF_Threshold_Config_Read (0xAB)	APDataln0	0x19	0x19	0x19	0x19	0x19	0x19	0x19

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
PARI	I EIVIP RANGE	PIN-PACKAGE
MAX20303AEWN+	-40°C to +85°C	56 WLP
MAX20303AEWN+T	-40°C to +85°C	56 WLP
MAX20303BEWN+	-40°C to +85°C	56 WLP
MAX20303BEWN+T	-40°C to +85°C	56 WLP
MAX20303CEWN+	-40°C to +85°C	56 WLP
MAX20303CEWN+T	-40°C to +85°C	56 WLP
MAX20303DEWN+	-40°C to +85°C	56 WLP
MAX20303DEWN+T	-40°C to +85°C	56 WLP
MAX20303EEWN+	-40°C to +85°C	56 WLP
MAX20303EEWN+T	-40°C to +85°C	56 WLP
MAX20303GEWN+	-40°C to +85°C	56 WLP
MAX20303GEWN+T	-40°C to +85°C	56 WLP
MAX20303HEWN+	-40°C to +85°C	56 WLP
MAX20303HEWN+T	-40°C to +85°C	56 WLP

⁺Denotes a lead (Pb)-free package/RoHS-compliant package. T = Tape and reel

Chip Information

PROCESS: BiCMOS

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	12/16	Initial release	_
1	1/17	Removed future product status from MAX20303A and made various other changes to register maps	19, 24, 45–49, 51, 60–62, 68–71, 73, 75, 77, 82, 103–105, 125–127, 131, 146
2	3/17	Updated Figure 1e and removed future product status from MAX20303D	49, 146
3	4/17	Removed future product status from MAX20303C part numbers and increased V _{LIIN} minimum value in <i>Electrical Characteristics</i> table	27, 146
4	5/17	Corrected external CP cap, updated figures, and added Table 193 and Table 194	1, 12, 31, 34, 38, 41, 43, 47, 49, 50 51, 56, 70, 93, 121, 123, 145 146–149
5	10/17	Updated Benefits and Features section, Timer Suspend Threshold typ in the <i>Electrical Characteristics</i> table, Driver Amplitude section, Table 63, Table 131, and Table 135. Corrected typos in Table 44 and Table 127. Added a new Table 193, and renumbered Tables 194–195. Replaced Table 192.	1, 19, 57, 86, 94 124–125, 126, 128, 144–151
6	10/17	Updated Direct Access I ² C Register Map table, and removed future part designation from MAX20303GEWN+ and MAX20303GEWN+T in the <i>Ordering Information</i> table.	68–69, 151
7	2/18	Updated the <i>Power Switch and Reset Control</i> section and Table 1. Removed future part designation from MAX20303HEWN+ and MAX20303HEWN+T in the <i>Ordering Information</i> table.	44, 51, 151

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.