

Unit - I

Introduction to Microprocessor

* Microprocessor is a multipurpose programmable logic device that can read binary instructions from a storage device called memory, accepts data as input and processes data according to those instructions and provides result as output.

* Difference between Microprocessor, Microcontroller & Microcomputer


(i) microprocessor

- Programmable device generally called CPU

- Computing & Logical tasks

- Needs ALU, register array with CPU


- It is a multipurpose, programmable, clock driven, register based electronic device that reads binary instruction from memory, accepts binary data as input & process them.



(ii) microcomputer


alongwith

- microprocessor alongwith input device, output device & memory is called a microcomputer.



(iii) Microcontroller

- a device that includes microprocessor, memory & I/O signal lines on same single chip, fabricated using VLSI technology



* Evolution of microprocessors

1948 - Transistor

1950 - Fabricated on IC

1960 - Logic gates on IC. (SSI technology)

↳ Small scale integration

MSI (Medium Scale Integration) - 100 gates

LSI (Large " ") 1000 gates

VLSI (Very " ") 10000 gates

ULSI (Ultra " ") 100000 gates

1970 - Major Boon in electronic industry

(On chip microprocessors)

* → Microprocessor Categories (Based on Size of Data Bus)

① 4 bit : 1971 - Intel 4004 based on pmos

Intel 4040

② 8 bit : 1973 - Intel 8008 based on pmos

1973 - Intel 8080 (based on nmos)

1975 - Intel 8085 (+5V)

③ 16 bit : 1978 - Intel 8086

Intel 8086

Intel 8088

Intel 80186

Intel 80286

④ 32 bit : 1985 - Intel 80386 (Computer Graphics & Data processing applications)

Intel 80486

⑤ 64 bit : 1993 - Intel Pentium

Intel Itanium

SUN'S SPARC


ULTRA SPARC

8085 microprocessor

- * Buses are group of lines used for interconnecting various building blocks within a computing system.
 - * ~~8085~~ 8085 has 16 address lines. These are unidirectional and carry 16 bit address to identify address in memory location.
 - * 8085 has 8 data bus line. These are bidirectional and ~~carry~~ used ~~to~~ carry for data flow.
 - * In 8085, $AD_0 - AD_7$ are multiplexed ~~buses~~ buses (address and ^{data bus})
These are also known as time shared or time multiplexed address data bus.

$$\text{Max memory} = 2^{16} = 64\text{KB memory}$$

- ## * Block Diagram of 8085



- *- General Purpose Registers - $\underbrace{B, C}_{BC \text{ pair}}, \underbrace{D, E}_{DE \text{ pair}}, \underbrace{H, L}_{HL \text{ pair}}$

Each register \rightarrow 8 bit of data (1 byte)

Each register pair \rightarrow 16 bit of data (2 byte)

- Accumulator → 8 bits register which contains 8 flip flops.

- Temporary registers - w, z of ~~16~~ \Rightarrow not used by programmer
pair
(16 bit) \Rightarrow 8 bit each

- ALU \Rightarrow perform binary operation & result of ALU stored in accumulator

- Flag Registers or PSW (Program Status Word) - 8 bit register

| | | | | | | | |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| S | Z | X | AC | X | R | X | CF |
| D ₇ | D ₆ | D ₅ | D ₄ | D ₃ | D ₂ | D ₁ | D ₀ |

CF \rightarrow Carry flag \rightarrow 1 if carry for 8 or 16 bit data

AC \rightarrow Auxiliary carry (Half Carry) \rightarrow Indicate status of 4 LSBs

P \rightarrow Parity Flag \rightarrow P=0 if odd parity

P=1 if even parity \rightarrow No. of 1's

Z \rightarrow zero Flag \rightarrow 1 if ALU result are zero, i.e., 00H

0 if ALU result is non-zero, i.e., 01H to FFH

S \rightarrow Sign Flag \rightarrow 0 if result is +ve

1 if result is -ve

- Instruction Register (IR) & Instruction Decoder (ID)

for fetching & decoding instructions

- 16 bit registers: (i) Program Counter (PC) \rightarrow pointer to next instruction to be executed

(ii) Stack pointer (SP) \rightarrow pointer to stack top.

(iii) Interrupt Control \rightarrow Enabling & Disabling Interrupts

TRAP, RST 5.5, RST 6.5, RST 7.5, INTR, ~~INTN~~

(iv) Serial I/O Control \rightarrow for serial data transfer

* Pin diagram of 8085 microprocessor:

| | | | | |
|------------------------------|----|----|-----------------|--|
| $X_1 \rightarrow 1$ | | 40 | $V_{CC} (+5V)$ | - $X_1, X_2 \Rightarrow$ Input pins from frequency oscillator (using RIM) |
| $X_2 \rightarrow 2$ | | 39 | HOLD | - SID, SOD \Rightarrow Serial input and output of data (using SIM) |
| Reset out \leftarrow | 3 | 38 | HLDA | - SID, SOD \Rightarrow Serial input and output of data (using SIM) |
| SOD \leftarrow | 4 | 37 | CLR (out+) | - Reset Out \Rightarrow Reset external devices |
| SID \rightarrow | 5 | 36 | Reset In | - Reset In \Rightarrow Reset Microprocessor |
| TRAP \rightarrow | 6 | 35 | Ready | - TRAP \Rightarrow Highest priority (can't stop) non maskable interrupt (NMI) location: 0024H Also called RST4.5 |
| RST 7.5 \rightarrow | 7 | 34 | IO/M | - RST 7.5 } 003CH |
| RST 6.5 \rightarrow | 8 | 33 | S1 | RST 6.5 } RST \Rightarrow Restart 0034H |
| RST 5.5 \rightarrow | 9 | 32 | RD | RST 5.5 } 002CH |
| INTR \rightarrow | 10 | 31 | WR | - INT R \Rightarrow Interrupt request signal \Rightarrow lowest priority |
| INTA \leftarrow | 11 | 30 | ALE | - INTA \Rightarrow Interrupt acknowledgement |
| AD ₀ \leftarrow | 12 | 29 | SO | - AD ₀ - AD ₇ \Rightarrow Multiplexed Address Data Bus |
| AD ₁ \leftarrow | 13 | 28 | A ₁₅ | - VSS \Rightarrow Ground |
| AD ₂ \leftarrow | 14 | 27 | A ₁₄ | - VCC \Rightarrow +5V |
| AD ₃ \leftarrow | 15 | 26 | A ₁₃ | - A ₈ - A ₁₅ \Rightarrow Address Bus |
| AD ₄ \leftarrow | 16 | 25 | A ₁₂ | - ALE \Rightarrow (Address Latch Enable) if Hold address from multiplexed lines |
| AD ₅ \leftarrow | 17 | 24 | A ₁₁ | |
| AD ₆ \leftarrow | 18 | 23 | A ₁₀ | |
| AD ₇ \leftarrow | 19 | 22 | A ₉ | |
| (OV) VSS \rightarrow | 20 | 21 | A ₈ | |

- WR \Rightarrow Write Control Signal

- Ready \Rightarrow Check I/O is ready to

- RD \Rightarrow Read Control Signal

send or receive data

1 = ready } for synchronization
0 = wait }

- CLK \Rightarrow Clock output

- HLDA \Rightarrow Hold operation send DMA signal

- HOLD \Rightarrow Hold acknowledgement


- SO, S1 \Rightarrow Status Signals

- IO/M \Rightarrow I/O if 1 = work with I/O device
0 = work with memory

| IO/M | SO | SO | Operation |
|------|----|----|----------------------------|
| 0 | 1 | 1 | Opcode fetch |
| 0 | 1 | 0 | Memory read |
| 0 | 0 | 1 | Memory write |
| 1 | 1 | 0 | I/O read |
| 1 | 0 | 1 | I/O write |
| 1 | 1 | 1 | INTA Interrupt Acknowledge |
| 2 | 0 | 0 | HALT |
| 2 | X | X | HOLD |
| 2 | X | X | RESET |

* Instruction Cycle

- The time taken for the execution of an instruction is called instruction cycle. It consists of a Fetch Cycle and Execute Cycle.
- Machine Cycle contains a no. of clock cycles (T-states), i.e., no. of clock cycles to perform fetch, MEMR, MEMW, IOR, IOW.
- Fetch cycle
→ Microprocessor fetch op code from memory if it slow memory then wait for memory to get op code (wait cycle)
→ Consists of 4 T states (always)




- Execute cycle

→ no. of clock cycle to perform execution of the operation task specified in instruction op code.

→ If operand in general purpose registers then immediate so no. of clock cycles used

→ If operand in memory, then clock cycles for MEMR, MEMW or IOR, IOW. For one operation like IOP, 3 T states required.

- Instruction cycle = Fetch cycle + Execute cycle



* 8085 Addressing Modes

- There are five addressing modes:

(i) Immediate Addressing Mode:

→ Data is given with instn

Ex:- ~~1000 1000 0000 0000~~ 800000H MVI A, 35H

~~98 00~~

[35] → [A]

(ii) Direct Addressing Mode

→ Memory location of data given with instruction


Ex:- LDA 3000H Say data at 3000H is EFH



(iii) Register Direct Addressing Mode

→ Registers ~~containing~~ having data given with instruction


Ex:- MOV A,B



(iv) Register Indirect Addressing Mode

→ Registers pair contains address of memory location where data is present. This pair is given with instrⁿ

Ex:- LDAX B $\xrightarrow{\text{B-C pair}}$



(v) Implicit Addressing Mode

→ If address of data & destination of result is fixed, then there is no need to give operand with instrⁿ, such instrⁿ are called implicit addressing mode instrⁿ.

Ex:- CMA, STC etc.

Instruction

- The computer performs given task on specified data in response to a certain instructions

- Op code + operand = instruction

↳ part of instrⁿ which specifies task to be performed by microprocessor.

- Instruction set is collection of instructions

↳ Based on operation

↳ Based on addressing mode (done)

↳ Based on length

- Based on length:

(i) One byte / word Instruction Set

→ Instⁿ in which no. is not given as operand in instⁿ

Eg:- MOV A, B etc.

(ii) Two byte / word Instruction Set

→ Instⁿ in which first byte will be instruction op code & second byte will be 8 bit no.

Eg:- B MVI A, 36H

(iii) Three byte / word Instruction Set

→ Instⁿ in which first byte will be 8 bit instruction op code,

second byte will be 8 bit LSB of 16 bit no & third byte will be MSB of 16 bit no.

Eg:- LXI H, 1536H

(21H, 36H, 15H)

MSB
↓
L - LSB
↓

- Based on operation:

(i) Data Transfer Instⁿ

R → Register
M → Memory

T-stats

MOV Rd, Rs : Rs → Rd

4

MOV Rd, M : Rd ← M(HL)

7

MVI Rd, data8 : Rd ← data8

(Immediately move)

7

MOV M, Rs : M(HL) ← Rs

7

MVI M, data8 : M(HL) ← data8

10

LDA addr 16 : (A) ← M(addr 16)

10

LHLD ~~LDA~~ addr 16 : (Rp) ← M(addr 16)
(h) ← M(addr 16 + 1)

(Load H-L pair)

16

LXI Rp, data16 : (Rp) ← data16

10

LDAX Rp : (A) ← M(Rp)

(Register pair)

7

STA addr 16

: M(addr 16) ← A

13

SHLD addr 16

: M(addr 16) ← (L)

16

STAX Rp

: M(Rp) ← (A)

7

Exchange {
HL pair
with DE pair

XCHG : [HL] ↔ [DE]


$M \rightarrow$ Memory
 $R \rightarrow$ Register
 $R_p \rightarrow$ Register pair

(ii) Arithmetic "Logical Insts"

| Operation | Instruction | Interpretation | T-states |
|----------------------------|-------------|---|----------|
| 8 bit add | ADD R | : $A \leftarrow A + R$ | 4 |
| | ADI data8 | : $A \leftarrow A + \text{data8}$ | 7 |
| | ADD M | : $A \leftarrow A + M(HL)$ | 7 |
| 8 bit add with carry | ADC R | : $A \leftarrow A + R + CY$ | 4 |
| | ACI data8 | : $A \leftarrow A + \text{data8} + CY$ | 7 |
| | ADC M | : $A \leftarrow A + M(HL) + CY$ | 7 |
| 8 bit sub | SUB R | : $A \leftarrow A - R$ | 4 |
| | SUB data8 | : $A \leftarrow A - \text{data8}$ | 7 |
| | SUB M | : $A \leftarrow A - M(HL)$ | 7 |
| 8 bit sub with borrow | SBB R | : $A \leftarrow A - R - CY$ | 4 |
| | SBI data8 | : $A \leftarrow A - \text{data8} - CY$ | 7 |
| | SBB M | : $A \leftarrow A - M(HL) - CY$ | 7 |
| 16 bit addition | DAD Rp | : $(HL) \leftarrow (HL) + Rp$ | 10 |
| Decimal adjust accumulator | DAA | : Convert 8 bit no. in Accumulator into BCD | 4 |
| 8 bit increment | INR R | : $R \leftarrow R + 1$ | 4 |
| | INR M | : $M(HL) \leftarrow M(HL) + 1$ | 10 |
| 16 bit increment | INX Rp | : $(Rp) \leftarrow (Rp) + 1$ | 6 |
| 8 bit decrement | DCR R | : $R \leftarrow R - 1$ | 4 |
| | DCR M | : $M(HL) \leftarrow M(HL) - 1$ | 10 |
| 16 bit decrement | DCX Rp | : $Rp \leftarrow Rp - 1$ | 6 |

(iii) Logical Insts"

| Operation | Insts" | Interpretation | T-states |
|-------------|------------|--|----------|
| Boolean AND | ANA R | : $A \leftarrow A \wedge R$ | 4 |
| | ANAI data8 | : $A \leftarrow A \wedge \text{data8}$ | 7 |
| | ANA M | : $A \leftarrow A \wedge M(HL)$ | 7 |
| Boolean OR | ORA R | : $A \leftarrow A \vee R$ | 4 |
| | ORI data8 | : $A \leftarrow A \vee \text{data8}$ | 7 |
| | ORA M | : $A \leftarrow A \vee M(HL)$ | 7 |

| Operation | Insts ⁿ | Interpretation | T-states |
|--|--------------------|--|----------|
| Boolean EXOR | XRA R | $A \leftarrow A \oplus R$ | 7 |
| | XRI data8 | $A \leftarrow A \oplus \text{data8}$ | |
| | XRA M | $A \leftarrow A \oplus M(HL)$ | |
| Compare | CMP R | Compare content of A with R | 4 |
| | CPI data8 | " " " A with data8 | 7 |
| | CMP M | " " " A with M(HL) | 7 |
| Complement accumulator complement carry flag | CMA | $A \leftarrow A'$ | 4 |
| | CNC | $CF \leftarrow CF'$ | 4 |
| Set carry flag | STC | $CF \leftarrow 1$ | |
| Rotate Accumulator left without carry | RAL C | :  (Circular Rotate) | 9 |
| Rotate Accumulator through carry | RAL | :  | 4 |
| Rotate right without carry | RRC | :  | 4 |
| Rotate right through carry | RAR | :  | 4 |

(iv) Stack Related Instruction

T-states

| | |
|---------------------|---|
| LXI SP, 16 bit data | : Load Stack pointer with immediate data |
| INX SP | : Increment Stack pointer |
| DCX SP | : Decrement " " |
| DAD SP | : Double addition of Stack pointer data $HL + SP \rightarrow SP\ data\ HL$ |
| 6 SPHL | : Transfer HL pair ^{data} into Stack pointer |
| 12 PUSH Rp | : Push register pair into stack memory |
| 10 POP Rp | : Pop data into Register pair |
| 16 XTHL | : Exchange Top of stack with HL pair |

(v). Branching Instructions

| | | | |
|------------------|---|-----------------|----|
| PCHL | : Transfer HL pair data into PC counter | T-states | |
| JMP add16bit | : Unconditional jump | 6 | |
| Conditional jump | JC add16bit | : Jump if carry | 10 |

Conditional
Jump

| | |
|-----------|---------------------------|
| JNC addr: | Jump if no carry |
| JZ addr: | Jump if zero |
| JNZ addr: | Jump if no zero |
| JPO addr: | Jump if even parity, P=1 |
| JM addr: | Jump if odd parity, P=0 |
| JP addr: | Jump if minus sign, S=1 |
| | Jump if positive sign S=0 |

(vi) Subordinate Instn

T states

Conditional
Call

| | |
|---------------------------|-----------------------|
| CALL addr ₁₆ : | Unconditional call |
| CC addr ₁₆ : | Call if carry |
| CNC addr ₁₆ : | Call if no carry |
| CZ addr ₁₆ : | Call if zero |
| CNZ addr ₁₆ : | Call if no zero |
| CPE addr ₁₆ : | Call if even parity |
| CPO addr ₁₆ : | Call if odd parity |
| CM addr ₁₆ : | Call if minus sign |
| CP addr ₁₆ : | Call if positive sign |

RET : Unconditional Return

10

Conditional
Return

| | |
|-----|---------------------------|
| RC | : Return if carry |
| RNC | : Return if no carry |
| RPE | : Return if even parity |
| RPO | : Return if odd parity |
| RZ | : Return if zero |
| RNZ | : Return if no zero |
| RM | : Return if minus sign |
| RP | : Return if positive sign |

(vii) Machine Control Instn

T states

DI : Disable Interrupt

4

EI : Enable Interrupt

4

(viii) Other Instn

4 ! NOP : No operation


10 IN : Input data to accumulator from a 8bit addr port


10 OUT : Output data from accumulator to a 8bit addr port

~~RD same for start & stop of the bus~~

Timing Diagram

* To represent graphically the machine cycle





* 8085 Interrupts

- Two types of interrupt

- (i) Software Interrupt : CALL of RST_n ($n=0 \text{ to } 7$)
- (ii) Hardware Interrupt : TRAP, $RST\ 7\cdot5$, $RST\ 6\cdot5$, $RST\ 5\cdot5$, INTR

- Software Interrupt

- (i) $RST_n \rightarrow$ Restart n

RST_0 - $0000H$ Address

RST_1 - $0008H$

RST_2 - $0010H$

RST_3 - $0018H$

RST_4 - $0020H$

RST_5 - $0028H$

RST_6 - $0030H$

RST_7 - $0038H$


- (ii) Call (Already Done)

- Hardware Interrupt

| | | |
|------------|---------------------|-----------------------------|
| | High → TRAP - 0024H | +ve edge or level triggered |
| Priority ↑ | RST 7.5 - 0034H | +ve edge triggered |
| | RST 6.5 - 003CH | level triggered |
| Lowest ↓ | RST 5.5 - 002CH | level triggered |
| | INTR | |


* 8085 - SIM Instruction

To block or mask interrupt



- RIM Instruction

To read interrupt mask



* 8085 memory Interfacing

Ex:- Connect 2K 8 byte ROM with 8085 from starting address 0000H
 $2K = 2^{11} \rightarrow$ so 11 address lines (0-10)

Complement this with

| A ₁₅ | A ₁₄ | A ₁₃ | A ₁₂ | A ₁₁ | A ₁₀ | M | A ₈ | A ₇ | A ₆ | A ₅ | A ₄ | A ₃ | A ₂ | A ₁ | A ₀ | |
|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|---|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|---|
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

fill with
padding
bytes

| | | | | | | | | | | | | | | | | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|


6

7

F

F

$\Rightarrow = 67\text{FFFH}$ so memory from 6000H to 67FFH



NOTE: If starting address not given, use 0000H

Unit-II

8086 microprocessor

* Address lines = 20 bit
 Data bus = 16 bit
 \therefore max memory = 2^{20} = 1 MB memory

* Architecture of 8086:

- It is divided into two parts:


(i) BIU (Bus Interface Unit)

(Send address, fetch instⁿ, data read/write), i.e., handle all addresses & buses

(ii) EU (Execution Unit)

Tells BIU where to fetch instⁿ or data, decode & execute instⁿ

- Block Diagram of 8086



Details:

(i) Address pins: 20 pins ($A_{19} - A_{16}$) & ($AD_{15} - AD_0$)

(ii) Data pins: 16 pins ($AD_{15} - AD_0$)

(iii) Register Set of 8086:

- (A) general purpose registers (shown in diagram)
- (B) segment registers
- (C) index registers
- (D) pointer registers

General Purpose Registers

(a) AX / AL (Accumulator)

(b) BX / BL (Base Register)

(c) CX / CL (Counter)

(d) DX (Data Register)

If segment name not present then use DS register

Segment Registers - holds starting address of segments

(a) CS Register - holds starting address of code segment

(b) DS Register - " " " " data "

(c) SS Register - " " " " stack "

(d) ES Register - " " " " extra "

To get starting address of address it is enough to specify only the MSB's with 4 LSB always taken as 0's.

Index Registers

(a) SI → Source Index (^{Effective address} EA of string location for source)

(b) DI → Destination Index (" " " " for destination)

Pointer Registers

(a) Stack pointer (SP) → Top of stack


(b) Base pointer (BP) → Indicate Address

(c) Instruction pointer (IP) → address of next instruction to be executed

(iv) Flag Register | PSW (Program Status Word)

16 bit register ^{common}

same as 8085



IF, TF, DF → Controlling Flags

CF, P, Z, S, AC, OF → Conditional Flags

(v) ALU : For arithmetic & logical operations

(vi) Instruction Queue (IQ) :- Contains prefetched instructions

- helps in pipelining (speeding up processing)

- Pipelining is fetching of instrⁿ by RIU & execution of instrⁿ by EU simultaneously

- Dump if certain branch instructions

* Segmentation of Memory used in 8086

- The memory connected with 8086 is divided into four memory segments (Code memory segment, Data memory segment, Stack memory segment, ^{Extra memory segment})

- These segments will be maximum of 64 K memory location.

- 4 LSBs are always 0's of these segments.

- (i) Code Memory Segment (CMS)

It is used to store only instruction codes of the program.

(ii) Data Memory Segment (DMS)

It is used to store data as well as result.

(iii) Extra Memory Segment (EMS)

It is used to store data as well as result.

(iv) Stack Memory Segment (SMS)

It is used for storing stack of useful data using PUSH & POP ~~operations~~ instructions.

* Generation of physical address

- ~~location~~ Address of location in memory is called physical address

$$P.A. = B.A. + E.A.$$

- Base address (B.A.) is the starting address of segment

- Effective address (E.A.) or offset or logical address is the displacement from base address.

* 8086 pin diagram:

| | | |
|------------------|-----|----|
| (0V) | GND | 1 |
| AD ₁₄ | ↔ | 2 |
| AD ₁₃ | ↔ | 3 |
| AB ₄₂ | ↔ | 4 |
| AD ₁₂ | ↔ | 5 |
| AD ₁₁ | ↔ | 6 |
| AD ₁₀ | ↔ | 7 |
| AD ₉ | ↔ | 8 |
| AD ₈ | ↔ | 9 |
| AD ₇ | ↔ | 10 |
| AD ₆ | ↔ | 11 |
| AD ₅ | ↔ | 12 |
| AD ₄ | ↔ | 13 |
| AD ₃ | ↔ | 14 |
| AD ₂ | ↔ | 15 |
| AD ₁ | ↔ | 16 |
| NMI | → | 17 |
| INFR | → | 18 |
| CLK | → | 19 |
| GND | → | 20 |
| (0V) | | |

40 ← V_{CC} (+5V)

39 ↔ AD₁₅

38 → A₁₀ | S₃

37 → A₁₃ | S₄

36 → A₁₈ | S₅

35 → A₁₉ | S₆

34 → BHE | S₇

33 ← MN/MX

32 → RD

31 → RG / GT₀ (HOLD)

30 → RG / GT₁ (HLDA) TEST = If 0, don't enter wait state

29 → LOCK (WR)

28 → S₂ (M/IO)

27 → S₁ (DT/R)

26 → S₀ (DEN)

25 → GS₀ (ALE)

24 → GS₁ (INTA)

23 → TEST

22 ← Ready

21 ← Reset

AD₀ - AD₁₅: Address Bus Line

A₁₆ - A₁₉ ← Address Lines

NMI: Non maskable
(Positive edge triggered)

INTR = Maskable

Interrupt (Level triggered)

Clock = CLK

Reset = R₂₀, microprocessor

Ready = 1 - Ready
0 - busy
for I/O

If 1, order wait state

RD = Read data

V_{CC} = +5V
GND = Ground (0V)

MN/MX
= Minimum/Maximum mode
 $\begin{cases} 1 = \text{Minimum} \\ 0 = \text{Maximum} \end{cases}$

BHE | S₇ (Bus High Enable)
Status line

A₁₉ | S₆ = A₁₇ | S₃

∴ (Address Line / Status Signals)

when MN/MX = 1, i.e., minimum mode

INTA : Interrupt Acknowledge

ALE : Address Latch Enable

DEN : Data Enable ⇒ States microprocessors ready to transmit & receive data

DT/R : Data Transmit / Receive

M/IO : Memory / (Input/Output)

WR : Write

HOLD : Hold request

HLDA : Hold acknowledgement

} I/O synchronization

When $MN/MX = 0$, i.e., maximum mode

QS_0, QS_1 (queue status):

| QS_1 | QS_0 | Status |
|--------|--------|--|
| 0 | 0 | No operation |
| 0 | 1 | 1 st byte (opcode) from queue |
| 1 | 0 | Empty queue |
| 1 | 1 | Next byte (opcode) from queue |

LOCK: Bus priority work control. This indicates ~~also~~ that other bus masters can't gain control of system bus when $LOCK = 0$

Mode $\overline{RQ}/\overline{GT}_0$ $\overline{RQ}, \overline{GT}_1$ } Request/grant bus access control
Priority: Low

$\overline{S}_2, \overline{S}_1, \overline{S}_0$ status signal

| \overline{S}_2 | \overline{S}_1 | \overline{S}_0 | |
|------------------|------------------|------------------|---------------------------------------|
| 0 | 0 | 0 | Bus cycle |
| 0 | 0 | 1 | Interrupt acknowledge INTA |
| 0 | 1 | 0 | Read I/O port |
| 1 | 0 | 0 | Write I/O port <small>Halt</small> |
| 1 | 0 | 1 | Fetch |
| 1 | 0 | 1 | Read memory |
| 1 | 1 | 0 | Write memory |
| 1 | 1 | 1 | X |

* Modes of operation of 8086.

(a) Minimum Mode

In this mode, there is only one microprocessor, & all control signals are given out by the microprocessor chip itself.


(b) Maximum Mode

In this mode, there may be more than one microprocessor (multiprocessor system) in the system configuration. The other component in the system Bus controller which drives the control signals using the status signals $\overline{S}_2, \overline{S}_1$ & \overline{S}_0 .



* 8086 Bus Cycle

o - Minimum 4 T states #

- Timing Diagram for min mode



- Timing Diagram for max mode







* Memory Interfacing (8086)

Ex:- Connect 32K word RAM with 8086
 means 2 byte

$$\text{So } 32\text{K} = 2^{15} \text{ words} = 64\text{K byte}$$

• Note \Rightarrow requires even & odd memory banks



* Addressing Modes of 8086

(a) For data related instrn

(i) Immediate Addressing Mode.

Data along instruction

Ex:- MOV AL, 75H

(ii) Direct Addressing Mode


address of data with instruction

ex:- $MOV AL, [9106H]$ if DS contains 1005H

$$B.A. = 10050H$$

$$EA = 9106H$$


$$P.A. : 19156H$$



(iii) Register Direct Addressing Mode

Data in register & register given with instruction

ex:- $MOV AX, CX$



(iv) Register Indirect Addressing Mode

address of data in register & register given with instruction


ex:- $MOV AL, [SI]$ with DS contains 1903H

$$BA = 19030H \quad \text{say SI contains } 8165H$$

$$EA = 8165H$$

$$PA = 21195H$$

$$\frac{9}{17} + \frac{8}{8} = 15 + 2 \rightarrow \text{means } 17$$



(v) Register Relative Addressing Mode or Relocation Addressing Mode

Similar to register indirect but with displacement (8 bit/16bit)

$$F.A. = [BX] / [BP] / [SI] / [DI] + 8/16 \text{ bit disp}$$

ex:- $MOV AL, 15H [SI]$ or $MOV AL, [SI+15]$

$$BA = 19060H$$


$$\text{say } DS = 1906H$$

$$EA = 2310 + 15 = 2325H \quad \text{say } SI = 2310H$$

$$BA = 19060$$

$$EA = + 2325$$

$$PA = 1B385H$$



(vi) Base Index Addressing Mode (Use Base Index Register for R/W)

If data present in memory location then

$$EA = [BP]/[BX] + [SI]/[DI]$$

ex:- $MOV CX, [BX][SI]$ or $MOV CX, [BX+SI]$

Let $BX = 1573$, $SI = A1C2$, $DS = 1723$

$$EA = 1573 + A1C2 = B735H$$

$$BA = 17230H$$

$$EA = B735H$$

$$\underline{PA = 22965H}$$



(vii) Relative Base Index Addressing Mode

Similar to Base Index Addressing mode but with 8/16 bit displacement

$$E.A. = [BX]/[BP] + [SI]/[DI] + 8/16 \text{ bit disp}$$

ex:- $MOV DX, [BP+SI+95H]$ or $MOV DX, BP\ 95H[BP][SI]$

Let $BP = 1823$, $SI = 2910$ & SS contains 8100H

$$EA = 1823 + 2910 + 95 = 481C8$$

$$BA = 81000H$$

$$EA = + 41C8H$$

$$PA = 851C8H$$



(viii) Implicit Addressing Mode

If address of destination are fixed do no operand

ex:- CLD , STD

(b) For Accessing I/O port (I/O Map)

(i) Direct port

In this mode, the port no. is an 8 bit operand.

This allows fixed access to port no. 0 - 255

Ex:- OUT 05H, AL

(ii) Indirect port mode

In this mode, port no. is taken from DX allowing 64K
8 bit ports or 32K 16-bit ports

Ex:- IN AL, DX

(c) For Branching Instructions

(i) Intersegment Addressing mode

- Direct ↳ If different segments
~~(Address of same segment)~~
- Indirect OR (Passed indirectly, i.e., contents of memory
~~(Address of same segment after instruction block contains 4 bytes)~~

(ii) Intrasegment Addressing mode

- Direct (Address of same segment)
→ Indirect (Displacement in same segment)
- If same segments

* Interrupts of 8086

- Two types:- (i) Software (ii) Hardware

- Hardware Interrupt

- (i) NMI (Non maskable Interrupt) : +ve edge triggered &
can't be enabled or disabled by software instrⁿ
- (ii) INTR (Interrupt) : Interrupt request from ~~input~~^{External} devices

- Software Interrupts

→ Total no - 256 (INT₀ - INT₂₅₅)

(i) INT₀ - INT₄ : Dedicated Software Interrupt

(ii) INT₅ - INT₃₁ : Reserved for particular operation of system

(iii) INT₃₂ - INT₂₅₅ : Used by user

→ Dedicated Software Interrupts (INT₀-INT₄)

0000H @ INT₀ ⇒ Reserved for division operation.

Take new vector for starting from $4 \times 0000 = 0000H$

0004H ⑥ INT₁ ⇒ Dedicated for single stepping mode.

→ Execute (Execution of ~~last~~ process step-by-step / debugging)

⇒ Used with trap flag = 1, TF = 1 $4 \times 0000H = 0004H$

0008H ⑦ INT₂ ⇒ Dedicated for NMI, Executed when NMI pin = 1
 $4 \times 0002H = 0008H$

000CH ⑧ INT₃ ⇒ ⑧ Dedicated for Breakpoint technique (BPT) (For debugging)
 $4 \times 0003H = 000CH$

0010H ⑨ INT₄ ⇒ Dedicated for INTO (Interrupt on overflow)
⇒ Used with ^(overflow flag) OF = 1
 $4 \times 0004H = 0010H$

- Priorities of Interrupt :

INT₀ > INT₂ → INTO > NMI > INTR > INT₁

* Assembler Directives

- Instruction given to assembler regarding assembly of program are called assembler directives or pseudo instructions.

① END : End of program

② EQU : (Equate:) Used to assign label with value of symbol
ex:- LABEL EQU 0900H

INBUF EQU ADD

③ ORG : (origin:) Directs assembler to start memory allotment for particular segment block.

④ DB : (Define Byte:) Used to reserve byte or bytes of memory locations in available memory.

Ex:- DB 01H, 02H, 03H, 04H

Initialize 4 mem locations with these values

⑤ DW : (Define Word:) Similar to DB


⑥ DO : (Define Quadword) " " "

⑦ DT : (Define TenBytes) " " "


- (h) ASSUME : Assume logical segment name
- (i) PROC : (Procedure:) Start Mark start of procedure (large subroutines)
- (j) MACRO : Mark beginning of macro (small subroutines)
- (k) END P : End procedure
- (l) END M : End macro
- (m) PTR : (Pointer :) Used to declare type of label, variable or memory operand

| <u>Criteria:</u> | <u>Procedure</u> | <u>Macro</u> |
|------------------|--|---|
| Memory Required | less | more |
| Parameter | can be passed in registers, stack or memory location | passed as part of statement |
| Access | by call & ret during program execution | • during assembly with name given to macro when defined |
| Machine Code | only put in memory once | each time generated for no instruction |

* Constructing machine code for 8086 instruction




Two byte instr^n



NOTE:
say given MOS (DS:2345)
(BP)


Three Byte Instruction



Segment override
prefix byte
(SOP byte)

SOP byte
= 1001 SR 110


Four Byte Instruction




SR Segmented Register
00 ES
01 CS
10 SS
11 DS

do instruction code
SOP + machine code

Five Byte Instruction



Six Byte Instruction



Mod = 11

| REG / R/M | MOD = 00 | MOD = 01 | MOD = 10 | W = 0 | W = 1 |
|-----------|---------------|---------------|---------------|-------|-------|
| 000 | BX + SI | BX + SI + 8D8 | BX + SI + D16 | AL | AX |
| 001 | BX + DI | BX + DI + D8 | BX + DI + D16 | CL | CX |
| 010 | BP + SI | BP + SI + D8 | BP + SI + D16 | DL | DX |
| 011 | BP + DI | BP + DI + D8 | BP + DI + D16 | BL | BX |
| 100 | SI | SI + D8 | SI + D16 | AH | SP |
| 101 | DI | DI + D8 | SI + DI + D16 | CH | BP |
| 110 | Direc Address | BP + D8 | BP + D16 | DH | SI |
| 111 | BX | BX + D8 | BX + D16 | CH | DI |

D8 → Displacement D16 → 16-bit displacement
Displaced Address

Ex:- MOV _W CH, BL } Two byte instrn

opcode → 10010

so

Op code | D | W | Mod | Reg | R/M

so 8 8 DD H

* 8086 Instruction Set

(i) Data Transfer Instructions:

- MOV — Move
PUSH — push to top of stack
POP — pop top of stack
PUSHA — push copy all registers to stack
POPA — Copy words from stack to all registers
XCHG — Exchange
XLAT — Translate a byte in AL using look up table in memory
IN — Input from port
OUT — Output to "
LEA — Load Effective Address
LDS — " DS register & other register from memory
LES — " ES " & " " "
LAHF — " AH with low byte of flag register
SAHF — store " " " " "
PUSHF — Copy flag register to top of stack
POPF — " work at top of stack & to flag register

(ii) Arithmetic Instructions:

- Addition {
ADD — Add without carry
ADC — " with "
INC — Increment by 1
AAA — ASCII adjust after addition
DAA — ^{decimal} D(BCD) " " "
Subtraction {
SUB — Subtract without borrow
SBB — " with "
DEC — Decrement by 1
NEG — Negate invert
CMP — Compare words
AAS — ASCII adjust after subtraction
DAS — Decimal ^a " " "

| | | |
|----------------|------|--|
| Multiplication | MUL | - Multiply |
| | IMUL | - " Immediately |
| | AAM | - ASCII adjust after multiplication |
| Division | DIV | - Divide |
| | IDIV | - " Immediately |
| | AAD | - ASCII adjust after division |
| | CWD | - Convert word int double word |
| | CBW | Convert upper byte of word with ^{Copies} sign bit of lower word |

(iii) Logical Instructions

| | |
|----------|--|
| NOT | - Logical AND NOT |
| AND | - " OR AND |
| OR | - " OR |
| XOR | - " XOR |
| TEST | - And operand to flags but don't change operands |
| SHL/SARL | - Shift left , put zero in LSB |
| SHR | - Shift right , " " " MSB |
| SAR | - " " , copy old MSB into new MSB |
| ROL | - Rotate left without CF |
| ROR | - " right " CF |
| RCL | - Rotate left with CF |
| RCR | - " right " " |

(iv) String Instructions

| | |
|------------------|---|
| REP | → Repeat until CX=0 |
| REPE/REPZ | → Repeat until CX=0 or ZF≠1 |
| REPNE/REPNEZ | → Repeat until CX=0 or ZF=1 |
| MOVS/MOVSB/MOVSW | → Move byte second or word from ^{one} string do ^{do} one |
| CMPS/CMPSB/CMPSW | → Compare store " " " " " " |
| INS/INSB/INSW | → Input " " " " port |
| SCAS/SCASB/SCASW | → Scan " . Compare " " with AL or A |
| LODS/LODSB/LODSW | → Load " " into AL or word in AX |
| STOS/STOSB/STOSW | → Store byte from AL or word from AX |
| OUTS/OUTSB/OUTSW | → Output string byte or word to port |

(vii) Branching & Instructions

Unconditional { CALL — Call Subprogram
RET — Return
JMP — Jump

JC

JNC

JZ

JNZ

JPE signflg

JPO JS, JNS

overflow

JO Jump if overflow

JNO " " no overflow

INT Interrupt

INTO " overflow if OF = 1

IRET Return from interrupt procedure

(vi) Flag Controlling Instn

STC — Set carry flag

CLC — Clear " "

CMC — Complement " "

STD — Set direction flag

CLD — Clear " "

STI — Set Interrupt flag

CLI — Clear " "

(viii) Other Instructions

HLT — Halt

WAIT — Stop until test pin is low

ESC — Escape

LOCK — Lock

NOP — No operation

Q memory address of location of 1K memory / chip is FB FFH specify starting address

Ans Assume starting address = 0000 H , i.e., $\underbrace{0}_{A_0} \underbrace{0}_{A_1} \underbrace{0}_{A_2} \underbrace{0}_{A_3} \underbrace{0}_{A_4} \underbrace{0}_{A_5}$

for 8085 , 1K = 2^{10}

| starting address | A ₁₅ | A ₁₄ | A ₁₃ | A ₁₂ | A ₁₁ | A ₁₀ | A ₉ | A ₈ | A ₇ | A ₆ | A ₅ | A ₄ | A ₃ | A ₂ | A ₁ | A ₀ | |
|------------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|---|
| 0000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| offset | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

\therefore offset = 03FFH for 1K memory with starting address

ending address = starting address + offset

\therefore starting address = FB FF


$$\begin{array}{r} -03FF \\ \hline F800H \end{array}$$

Unit - III

Programmable Peripheral Interface (PPI) - Intel 8255

- * It consists of (i) Two 8-bit ports Port A and Port B
 - (ii) Two 4-bit ports Port Cupper and Port Clever. These two ports can be used independently or it can be used together as one 8-bit port.
 - (iii) 8-bit Control Word Register (CWR)
- * When data transfer is performed using handshake signals then
- (i) for Port A handshake signals generated on Port Cupper pins. Port A & Port Cupper are called Group A
 - (ii) for Port B handshake signals generated on Port Clever pins. Port B & Port Clever are called Group B

Block Diagram of 8255



- Data Bus Buffer \Rightarrow This 8-bit tristate bidirectional buffer is used to interface 8255 to the system data bus.

- Read / Write, Control Logic \Rightarrow It accepts control bus signals as well as inputs from address bus and issues commands to verify individual group control blocks.

- Group A control for group A ports of Group B control, for group B ports & Port C for handshake & status signals

(A₂-A₇ operates for 8085 & A₂-A₅ for 8086)


- \bar{CS} (chip select) \Rightarrow Active low input which must be enabled for data transfer operation.
- \bar{WR} (write) \Rightarrow When this pin is made low, CPU can write data on to ports through data bus buffer
- \bar{RD} (Read) \Rightarrow When this pin is made low, CPU can read the data in ports through data bus buffer
- A₀ & A₁ \Rightarrow These signals alongwith \bar{RD} & \bar{WR} inputs control the selection of the control/status word register or one of the three ports.

| | | | Selected | Hex Address (example) |
|------------|----------------|----------------|-----------------------|--------------------------|
| \bar{CS} | A ₁ | A ₀ | | |
| 0 | 0 | 0 | Port A | 1A 2C 01 |
| 0 | 0 | 1 | Port B | 1B 2D 02 |
| 0 | 1 | 0 | Port C | 1C 2E 03 |
| 0 | 1 | 1 | Control Word Register | 1D 2F 04 |
| 1 | X | X | 8255 is not selected | X X X |


- Reset \Rightarrow Connected to system reset line. When this input is high, the control register is cleared & all ports are set to input mode

* \Rightarrow NOTE: The microprocessor sends out a control word to 8255. The control word contain information such as mode, bit-set, bit-reset etc that initializes the functional configuration of 8255.

* Pin Diagram of 8255



* Basics Interfacing of 8255 PPI with 8085



* Types of Parallel Data Transfer

- 1) Synchronous (Data transfer speed b/w I/O device matches with microprocessor)
- 2) Asynchronous (Data transfer speed different b/w I/O device & microprocessor)

If data speed of I/O device slow {

- (a) using status check or polled method (Status of the Signal X)
0 → not ready 1 → ready
- (b) using ready pin or wait states
- (c) using interrupt
- (d) using handshake signal (If data speed of I/O device fast or slow)

Signal X to indicate ready or not, & an acknowledge signal Y to indicate ready or not (microprocessor)

* Modes of Operation of 8255 PPI:

- The modes can be divided into two parts:

(i) Parallel I/O mode (ii) BSR mode (Bit Set/Reset Mode)

- Parallel I/O modes

⇒ There are three types: (i) Mode 0 (ii) Mode 1 (iii) Mode 2

(Simple I/O mode)

(Strobed I/O mode)

(Strobed bidirectional bus I/O mode)

=~~in increments, appropriate for bus initialization~~

⇒ In mode 1, Port A or port B can be used for a handshake operation.

⇒ In mode 2, Port A can be used as bidirectional 8-bit I/O bus.

=~~BSR mode~~


=~~Only port A can be used~~

⇒ Control Word Register for I/O mode


D5, D6 0 0 => Mode 0
 0 1 => Mode 1
 1 0 => Mode 2

D2 0 => Mode 0
 1 => Mode 1

D0, D1
D3, D4 0 => ~~out~~
 1 => Input




Mode Set Flag
1 = Active
0 = BSR mode



- BSR mode

=> only Port C is used in BSR mode. In this mode we can transfer either logic '1' (SET) or logic '0' (RESET) on any one pin of Port C without changing the status of rest of seven pins of port C.

=> Control Word Register for BSR mode




| | A ₂ | A ₁ | A ₀ | Port C pin |
|--|----------------|----------------|----------------|-----------------|
| | 0 | 0 | 0 | PC ₀ |
| | 0 | 0 | 1 | PC ₁ |
| | 0 | 1 | 0 | PC ₂ |
| | 0 | 1 | 1 | PC ₃ |
| | 1 | 0 | 0 | PC ₄ |
| | 1 | 0 | 1 | PC ₅ |
| | 1 | 1 | 0 | PC ₆ |
| | 1 | 1 | 1 | PC ₇ |

Q Interface 8255 PPI with microprocessor 8085

Ans Let 8 bit address of Port A be 00H

| IC | Port | Hex Address | Binary Address |
|-------------------|--------|-------------|--|
| | Port A | 00H | A ₇ A ₆ A ₅ A ₄ A ₃ { A ₂ A ₁ A ₀ A ₁₅ A ₁₄ A ₁₃ A ₁₂ A ₁₁ A ₁₀ A ₉ A ₈ |
| IC 8255 PPI | Port B | 01H | 0 0 0 0 0 0 0 0 1 |
| | Port C | 02H | 0 0 0 0 0 0 1 0 0 |
| | CWR | 03H | 0 0 0 0 0 0 1 1 |

To generate CS ↗ A₁, A₀ pin



* Interfacing of Seven Segment Display using mode 0.

Look up Table located at starts from 7000H

To translate characters to hex codes for input to display

Q Interface one 7 segment display unit with 8085 & write an ALP to display decimal digits from 0 to 9 for 1 sec each use LOOKUP table.

Ans Address Decoding Table:

Let address of PA → 00H

PB → 01H

PC → 02H

CWR → 03H


ALP:

LXI SP, 000H

MVI B, 0AH } Counter for digit

LXI H, 7000H } Look up table start

MVI A, 80H } Define port B



LL: MOV A, M } Lock up table to port B

OUT 03H } Delay 1 sec

CALL INX H

DCB B

JNZ L1

XRA A } Blank led at bit

OUT 01H

HLT


* Stepper Motor Control Using Microprocessor

Q Design the hardware & software to rotate stepper motor in clockwise at a speed of 200 rpm.

Ans For connecting case of switching transistor with microprocessor, we need output port like P0.7 for PPI

Address Decoding Table for 8255 PPI

| IC | Port | Hex address | Binary Addresses |
|------|------|-------------|------------------------------|
| | | | A5 A4 A3 A2 A1 A0 P0.7 A9 A8 |
| 8255 | A | 20H | 0 0 1 0 0 0 1 0 0 |
| | B | 21H | 0 0 1 0 0 0 1 0 1 |
| PPI | C | 22H | 0 0 1 0 0 0 1 1 0 |
| | CWR | 23H | 0 0 1 0 0 0 1 1 1 |



- For direction control if initial data is 0011 (03H) then, to rotate clockwise use RRC & for anti-clockwise use RLC

| Steps | Sequence of ground | | | | Direction |
|-------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|------------------------|
| | PC ₃ (A ₁) | PC ₂ (A ₂) | PC ₁ (B ₁) | PC ₀ (B ₂) | |
| 1 | 0 | 0 | 1 | 1 | |
| 2 | 1 | 0 | 1 | 1 | Clock wise rotation |
| 3 | 1 | 1 | 0 | 0 | |
| 4 | 0 | 1 | 1 | 0 | |
| 5 | 0 | 0 | 1 | 1 | Anti-clock rotation |

- For speed control: If Speed $N = 200$ rounds per minute

$$\text{Time for one round, } T = \frac{1}{N} = \frac{1 \text{ min}}{200} = 0.3 \text{ sec}$$

If one round = 200 steps

$$\text{Time for one step} = \frac{0.3}{200} = 1.5 \text{ msec}$$

$$\text{So } t_d = 1.5 \text{ msec}$$

- A Software: LXI SP, 0000H

MVI A, 80H

} Port Defined

OUT 23H

MVI A, 03H

Duplicating 3H data which is initial data for step 1

L1: OUT 22H

CALL DELAY '1.5msec'

RRC

JMP L1


HLT

* Interfacing of Digital to Analog Converter (DAC) with 8085 CPU

Q) Connect one 8-bit DAC with 8085 CPU & write a software to generate sawtooth waveform on DAC output.

Ans Address Decoding Table for 8255 PPI

| IC | Port | Hex address | Binary Address | | | | | | | | | | | |
|------|------|-------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|-----------------------------------|-----------------------------------|----------------------------------|----------------------------------|----------------------------------|--|
| | | | A ₅ A ₇ | A ₄ A ₆ | A ₃ A ₅ | A ₂ A ₄ | A ₁ A ₃ | A ₀ A ₂ | A ₉ A ₁₁ | A ₈ A ₁₀ | A ₇ A ₉ | A ₆ A ₈ | A ₅ A ₇ | |
| 8255 | A | 14H | 0 0 0 | 1 0 | 1 1 0 0 | | | | | | | | | |
| PPI | B | 15H | 0 0 0 | 1 0 | 1 0 1 | 0 | | | | | | | | |
| | C | 16H | 0 0 0 | 1 0 | 1 0 1 | 1 | | | | | | | | |
| | CWR | 17H | 0 0 0* | 1 0 | 1 0 1 | 1 | 1 | 1 | | | | | | |



Software: CWR : **10000000**

Program: MVI A, 80H

DOUT 17H

XRA A

L1: OUT 14H

INR A

JMP L1


HLT

* Interfacing of Analog to Digital Converter (ADC) with 8085


Q Interface 8bit ADC with microprocessor 8085.

Ans Address Decoding Table

| IC | Ports | Hex Address | Binary Address | | | | | | | | | |
|------|-------|-------------|----------------|-----------|-----------|-----------|-----------|-----------|----------|----------|----------|----------|
| | | | A15 A7 | A14 A6 | A13 A5 | A12 A4 | A11 A3 | A10 A2 | A9 A1 | A8 A0 | A9 A1 | A8 A0 |
| 8085 | A | 7C H | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | | |
| | B | 7D H | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | | |
| | C | 7E H | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | | |
| | CWR | 7F H | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | | |



* Interfacing of ADC, Analog Multiplex & Sample & Hold :



Programmable Interval Timer (PIT) - Intel 8253/8254.


* (8253) PIT is a programmable interval timer / counter which can generate accurate time delays and waveforms ranging 0.42 to 2 MHz using software control.

(8254) PIT has higher range (8 MHz).

* 8253 is a 24 pin IC & consists of three identical but independent 16 bit down counters. Each Counter can be used either as 16-bit binary counter or as 16-bit BCD counter. For binary counter, max data is FFFFH & for BCD counter, max data is 100000 .

* Each counter will decrement by one at each negative edge of clock inputs. It can be used in six different modes, Mode 0 to Mode 5. In different modes different types of waveform are obtained on OUT pins.


* Block Diagram of PIT



- Data Bus Buffer does the following functions:
 - (a) Programming the modes of 8253
 - (b) Loading counter register
 - (c) Reading count value
- Read/Write logic section have five signals, i.e., \bar{RD} , \bar{WR} , \bar{CS} , A_0 & A_1

| \bar{CS} | \bar{RD} | \bar{WR} | A_1 | A_0 | |
|------------|------------|------------|-------|-------|------------------------|
| 0 | 1 | 0 | 0 | 0 | Write into counter 0 |
| 0 | 1 | 0 | 0 | 1 | Write into counter ① 1 |
| 0 | 1 | 0 | 1 | 0 | Write into counter 2 |
| 0 | 1 | 0 | 1 | 1 | Write Control word |
| 0 | 0 | 1 | 0 | 0 | Read from counter 0 |
| 0 | 0 | 1 | 0 | 1 | Read from Counter ① 1 |
| 0 | 0 | 1 | 1 | 0 | Read from Counter 2 |
| 0 | 0 | 1 | 1 | 1 | No-operation |
| 1 | x | x | x | x | No-operation |
| 0 | 1 | 1 | x | x | No-operation |

- Control word register is accessed when $A_0 = 1$ & $A_1 = 1$




| SC1 | SC0 | Selection |
|-----|-----|---------------------------------------|
| 0 | 0 | Counter 0 selected |
| 0 | 1 | Counter 1 selected |
| 1 | 0 | Counter 2 selected |
| 1 | 1 | Invalid for 8253 / Read back for 8254 |


| PL1 | RLO | LSB / MSB of Counter register selected |
|-----|-----|---|
| 0 | 0 | Read on-fly operation (Counter latch command) |
| 0 | 1 | Read and load only LSB of Counter register |
| 1 | 0 | Read and load only MSB of Counter register |
| 1 | 1 | Read and load LSB first & MSB next |

| M ₂ | M ₁ | M ₀ | Mode Define | |
|----------------|----------------|----------------|-------------|--|
| 0 | 0 | 0 | Mode 0 | Interrupt On Terminal count |
| 0 | 0 | 1 | Mode 1 | Programmable Retriggerable Monostart |
| x | 1 | 0 | Mode 2 | Rate Generator |
| x | 1 | 1 | Mode 3 | Square Wave Generator or Divide By N Counter |
| 1 | 0 | 0 | Mode 4 | Software Triggered Edge |
| 1 | 0 | 1 | Mode 5 | Hardware Triggered Edge |

* Pin diagram of 8253



* Interfacing of 8253/8254 with microprocessor 8085



* Differences between PIC 8253 & 8254

- 1) Max input clock frequency of 8253 is 2.6 MHz whereas for 8254 is 8 MHz.
- 2) 8253 cannot perform read back operation whereas 8254 can.

* There are three possible methods for reading counter:

① simple read operation

② Counter latch command \Rightarrow This command written to CWP after A[6]=1.

③ Read Back Command \Rightarrow This command written to CWP.

\Rightarrow This command allows user to check count value, programmed mode, & current state of OUT pin of null count flag of selected counter.


\Rightarrow May be used to latch multiple counter output latches (OL).

Priority Interrupt Controller (PIC) - 8259

* PIC is compatible with 8085, 8086, 8088 & can handle 8 separate interrupt requests. PIC is a 28 pin n-mos based IC.

* PIC works as an overall manager in an interrupt driven data transfer scheme. It accepts requests from the peripheral equipments, determine which of the incoming request is of the highest priority. The highest priority interrupt is then executed.

* Block Diagram of 8259



- 8259 can be divided into four main sections:

- 1) Interrupt and Control Logic section
- 2) Data Bus Buffer
- 3) Read / Write Control logic section
- 4) Cascade Buffer / Comparator

- Interrupt and Control Logic Section

↳ Has 8 different interrupt request levels (IR₀ - IR₇)

↳ Has following parts:

(i) Interrupt Request (IR) : Eight different interrupting devices can be connected to these eight IR levels. These IR levels can be defined either as edge triggered or level trigger.

(ii) Interrupt Request Register (IRR) : 8 bit register which contains 8 flip-flops D₀ - D₇ corresponding to eight IR level IR₀ to IR₇. When any device gives IR signal, the corresponding bit of IRR is set (=1) otherwise remains @ zero.

(iii) Interrupt Mask Register (IMR) : 8 bit register which contains 8 flip-flops corresponding to eight IR pins IR₀ to IR₇. If any IR level is to be disable (mask) then corresponding bit of IMR should be set.

(iv) Priority Resolver (PR) : Stores priorities of IR₀ to IR₇. By default, IR₀ has highest priority & IR₇ lowest.

(v) In service Register (ISR) : It is 8 bit register which contains 8 flip-flops for IR₀ to IR₇. It stores information regarding the interrupts which the microprocessor is servicing.

(vi) Control Logic : It accept output commands from CPU. It set CWR (Control word Register) according to CPU command.

- Data Bus Buffer

↳ 8 bit bidirectional buffer used to interface 8259 to system data bus.

- Read / write Control logic

↳ Used for initialization of CWR ~~before use~~

- Cascade Buffer / Comparator

↳ Three cascade signals CAS₀, CAS₁, CAS₂ & SP/EN (slave program / enable by master pin).

↳ Used to send signals from master O/P to slaves when cascaded devices.

↳ Signals Lines (CAS₀, CAS₁, CAS₂) indicates slave selected

↳ SP/EN dual function pin. Master if it is 1 & slave if 0 in non-buffered mode

In buffered mode, an output that controls data bus transceivers.

The one connected to 8085 is called master & other as slaves.


* Pin diagram of 8259

| | | | | |
|-------------------------------|------------------|----|----|-------------------------------------|
| | | | 28 | Vcc (+5V) |
| Read / write Control logic | CS | 1 | 27 | A0] Read/write control logic |
| | WR | 2 | 26 | INTA ? Interrupt Acknowledge |
| | RD | 3 | 25 | IR ₇ |
| Data bus | D ₇ | 4 | 24 | IR ₆ |
| | D ₆ | 5 | 23 | IR ₅ |
| | D ₅ | 6 | 22 | IR ₄] Interrupt Request |
| | D ₄ | 7 | 21 | IR ₃ |
| | D ₃ | 8 | 20 | IR ₂ |
| | D ₂ | 9 | 19 | IR ₁ |
| | D ₁ | 10 | 18 | IR ₀ |
| | D ₀ | 11 | 17 | INT ? Interrupt |
| Cascade Lines | CAS ₀ | 12 | 16 | SP/EN |
| | CAS ₁ | 13 | 15 | CAS ₂] Cascade lines |
| | GND (0V) | 14 | | |

* Interfacing of 8259 (PIC) with 8085


8259

8085



Programmable Keyboard / Display Controller - Intel 8279

- * 8279 is a programmable keyboard & display controller. It is a 40 pin IC & has two major segments : keyboard & display.
- * The keyboard segment can be connected to a 64-contact key matrix. Keyboard entries are debounced & stored in internal FIFO memory ; an interrupt signal is generated with each entry.
- * The display segment can provide a 16-character scanned display interface & has 16×8 R/W memory (RAM). The display can either left or right entry ~~setup~~ format.
- * Pin diagram & Functional Diagram



- 8279 functionally consists of four major sections:

① CPU interface (Microprocessor interface section)

② Consists of 8 bit data bus D₀-D₇, along CLR, CS, RD, WR & IRD lines

③ A₀ = 1, signal in/out ~~which~~ pertain to status / command
A₀ = 0, data


④ IRD = 1, data in ~~in~~ FIFO

⑤ Set of Scan Lines (Scan Section) (SL0-SL3)

⑥ Input Lines for Key display (RL0-7, SHIFT, CNTL/STB)

⑦ Output Lines for Display Unit (Display Unit) (OUT A₀-A₃, OUT B₀-B₃, BD)

* Block Diagram of 8279



- 8279 has to perform two operations, keyboard scanning & displaying characters.

- Data bus buffer interfaces 8279 to system bus

⇒ I/O section is enabled when CS is low.

- A_6 pin indicates transfer of command or status information when high.

⇒ RD & WR are read & write signals respectively.

⇒ Reset forces CPU into idle state.

⇒ RD is used to blank display.

- Control Timing registers store timing control registers.

⇒ Control Timing registers store the keyboard & display modes & other operating conditions programmed by CPU.

- FIFO/Sensor Ram & Status logic

⇒ In keyboard or shotted input mode, acts as 8 byte FIFO RAM.

⇒ IRQ is interrupt output line which goes high when data is in FIFO RAM.

- Display Address Registers & Display RAM

⇒ These registers hold address of word currently being read / written by CPU to form display RAM (16 byte).

⇒ OUT A0-A7 & OUT B0-B7 are O/P ports for two 16x4 internal display refresh registers.

- Scan Mode

⇒ The scan counter has 2 modes to refresh key matrix & refresh display.

⇒ In encoded mode, counter provided binary count that is to be externally decoded to provide the scan line for keyboard & display.

⇒ In decoded mode, counter internally decodes 2LSBs (bits) & provides a decoded 1 out of 4 scan on SL0-SL3.

⇒ Keyboard & display are in same mode at a time.

- Return Buffers of Keyboard debounce Control

⇒ This section scans for a key closure ^{row wise}: If closure detected, keyboard debounce unit debounces the key entry, i.e., wait for 10ms. After debounce period, if key continues to be pressed, code of key is directly transferred to sensor RAM along with SHIFT of control key status.


⇒ RLO - RL7 (Redum Lines) → Input lines for keyboard

⇒ SHIFT → pulled up internally to keep it high until pulled low with closure.

⇒ CNTL/STB-control/strobed I/P mode → In keyboard mode, this line used for control input & stored in FIFO in key closure.

→ Enter data into FIFO ram in strobed I/P mode

* Interfacing of 8279 with 8085



Universal Synchronous And Asynchronous Receiver and Transmitter (USART) - Intel 8251


* For data communication, an interface must convert parallel data into serial for transmission & must convert serial data into parallel form after receiving.

* 8251 can transmit as well as receive serial data in synchronous mode as well as asynchronous mode.

* Features of 8251:

- ① Used in both synchronous as well as asynchronous operations.
- ② In asynchronous mode, clock rate of 1, 16 or 64 times the baud (bits per second) rate.
- ③ It has automatic break detect & handling facility.
- ④ Three types of error detection is available (parity, overrun & framing).
- ⑤ It can work in duplex mode (half-duplex & full-duplex).
- ⑥ It has double buffered data paths with separate I/O registers for control, status, data in, data out, which minimizes CPU overhead.

* Pin diagram of 8251 : 28 pin chip



- D₀ - D₇ → Data Bus

- RD → Inform CPU is reading either data or status information from internal register

- WR → Inform CPU is writing data or control word to 8251

- CS (chip select) → If 1, no read or write operation of databus tristated

- CLK → clock signal

- Reset → Forces 8251 into idle state

- TXC (Transmitter Clock) → This input controls rate at which character is to be transmitted

- TxD (Transmitter Data) → This output carries serial stream of the transmitted data

- RXC (Receiver Clock) → This input controls rate at which character is to be received

- RXD (Receiver Data) → This input receives composite stream of data

- RXRDY (Receiver Ready) → This output indicates 8251 contains a character to be ready by CPU that 8251

- TXRDY (Transmitter Ready) → This output indicates ready to accept character for transmission

- DSR (Data Set Ready) → Used to check if data set is ready when communicating with modems


- RTS (Request to Send Data) → Indicate the modem that receiver ready to receive data byte from modem.

- CTS (Clear to send) → 8251 enabled to transmit serial data.

- TXE (Transmitter Empty) → Represent that no characters to transmit by transmitter
- SYNDET/BD (Synch Detect / Break Detect) → Used in synchronous mode for detecting synchronous characters & in asynchronous mode for break detect output.
- C/D (Control / Data) → Represent word on data bus either control word or data word ($\text{C/D} = 0$)

| C/D | \bar{RD} | \bar{WR} | \bar{CS} | Operation / Function |
|-----|------------|------------|------------|---------------------------------------|
| 0 | 0 | 1 | 0 | Data port of 8251 to data bus |
| 0 | 1 | 0 | 0 | Data bus to data port of 8251 |
| 1 | 0 | 1 | 0 | Status word of 8251 to databus |
| 1 | 1 | 0 | 0 | Data word to Control register of 8251 |
| X | 1 | 1 | 0 | Data bus tri-state } |
| X | X | X | 1 | |

- DTR (Data Terminal Ready) → Used for modem control such as Data Terminal (CPU) ready
- * Block Diagram of 8251



(b) Modem Control

- Used to interface to almost any modem using $\overline{\text{DSR}}$, $\overline{\text{DTR}}$, $\overline{\text{RTS}}$, $\overline{\text{CTS}}$ signals

(c) Transmitter Section

- (i) Transmitter Buffer - Accepts parallel data from data bus buffer & converts it to a serial bit stream
- (ii) Transmitter Control - Manages all activities associated with transmission of serial data. It accepts & issues signals both externally & internally to accomplish this function
 - consists of $\overline{\text{TXRDY}}$, $\overline{\text{TXE}}$, $\overline{\text{TXC}}$

(d) Receiver Section

- (i) Receiver Buffer - Accepts serial data, converts this serial input to parallel format & consists of $\overline{\text{RXD}}$, $\overline{\text{PERR}}$ signals
- (ii) Receiver Control - Manages all receiver related activities & consists of $\overline{\text{RXRDY}}$, $\overline{\text{RXC}}$, SYNDET/B.D signals.

Unit - IV

Microcontroller 8051

- * Microcontroller performs all tasks of computer on small scale. ^{It is} low cost version of microprocessor.
- ↳ on single chip it has MPU (Microprocessor Unit), RAM, ROM, I/O devices.


Microprocessor

- (1) ➔ Microcomputer is designed around a microprocessor.
- (2) Memory, I/O devices are externally connected.
- (3) Slower than microcontroller.
- (4) Higher power consumption.
- (5) No power saving features.

Microcontroller

- * Microcontroller is embedded system based.
- * Onchip memory & I/O devices.
- * Faster than microprocessor.
- * Lower power consumption.
- ↳ Power saving features present.

* Block Diagram of Microcontroller



- ROM two types

(i) External ROM → cheaper & can accommodate large program but less speed & need to connect pins (512 B - 64 KB).

(ii) onchip ROM

- EEP ROM biggest disadvantage is slow speed

- SFR (Special Function Registers)

→ Basically part of RAM, predefined special funcⁿ mostly used to control funcⁿ of microcontroller

⇒ Ex - PSW, Accumulator, TMOD (Timer Mod Register), TCON (Timer Control Register), DPTR (Data Pointer)

- MPU (Microprocessor Unit)

⇒ Monitor & control all processes within the microcontroller

⇒ Consists instruction decoder, ALU, accumulator (like working desk)

- I/O ports

⇒ Connected to I/O devices through pins

- Oscillator

⇒ Provide clock signal to microcontroller

⇒ mostly onchip oscillator

⇒ Basically act as amplifier circuit

- Timer /Counter

- Watchdog Timer

⇒ The microcontrollers consists of another type of timer known as watchdog timer, computer operating properly (COP) timer, to make system self reliant


⇒ whenever there is a system failure or software hangs, the watchdog timer automatically detects these anomalies & reset the processor

- Serial Communication Block

⇒ Ideal way of communication for shorter distances (upto several meters)

⇒ Not suitable for long distance communication, parallel communication


* Architecture of 8051



- It consists of:
 - ① ALU
 - ② Timing & Control Unit
 - ③ Instruction Decoder
 - ④ 128 byte RAM
 - ⑤ ²²SFR
 - ⑥ 4K ROM
 - ⑦ Timer 0
 - ⑧ Timer 1
 - ⑨ 1 serial port
 - ⑩ 8bit 4IO ports
 - ⑪ 1 oscillator
- It can operate at bit level & byte level
- Instruction decoder \Rightarrow To decode instruction & tell system what operation to be done.
- Timing & Control Unit \Rightarrow Provides all control & timing signals to perform operation
- Oscillator & Clock \Rightarrow Generates the clock pulses by which all internal operations are synchronized.
- Program Counter \Rightarrow Points to address of next instruction to be executed
- Data Pointer (DPTR) \Rightarrow Consists of high byte (DPH) & low byte (DPL) which are used to furnish memory addresses for internal & external code access & external data access.
- Accumulator (A) & B Registers \Rightarrow Hold results of many instructions
- Flags & PSW (Program Status Word) \Rightarrow PSW & PCON (Power Control) registers are used to define the flag
- Internal RAM \Rightarrow Organised in three areas:
 - ① Working Registers
 - ② Bit addressable
 - ③ General Purpose RAM
- Internal ROM \Rightarrow Organised in two entities:
 - ① data memory
 - ② Program Code memory

$P_{x,y} \Rightarrow$ Port x bit y

* Pin diagram of 8051 :



- Pin XTAL1 & XTAL2 are provided for connecting a resonant network to form an oscillator

* I/O ports (P_0, P_1, P_2, P_3) (A180 has explanation of pin diagram pins)

- 8-bit 4 ports that can work in IO config & can be enabled/disabled

- Used to attach extra peripheral

- Bidirectional port

- Port 0 (P0.0 - P0.7)

- ⇒ Multi-functional port & provides multiplexed address/data bus
- ⇒ ^{Input, output} Multilatch bidirectional mode
 - ↑ → Input 0 → Output

- Port 1 (P1.0 - P1.7)

- ⇒ Bidirectional ^{I/O} port with internal pullups & provides multiplexed address/data bus
- ↑ → Input 0 → Output

- Port 2 (P2.0 - P2.7)

- ⇒ Multi-functional bidirectional I/O port with internal pullups & provides high order address bus for external memory

- Port 3 (P3.0 - P3.7)

- ⇒ Multi-functional port, I/O & O/P & different functions such as \overline{WR} , \overline{RD} etc.

① RXD - P3.0 ⇒ Receive Serial Data

② TXD - P3.1 ⇒ Transmit Serial Data

③ INT0 - P3.2 ⇒ External interrupt 0

④ INT1 - P3.3 ⇒ External interrupt 1

⑤ TO - P3.4 ⇒ External Timer 0 Input

⑥ TI - P3.5 ⇒ External Timer 1 Input

⑦ \overline{WR} - P3.6 ⇒ ~~External~~ External memory write

⑧ \overline{RD} - P3.7 ⇒ External memory read

* Memory Organisation

(Also have explanation of pin diagram pins)

- Two types on chip memory

⇒ 4 KB program memory / program code memory (ROM)

⇒ 128 byte data memory (RAM)

- Program Memory

⇒ 4 KB ROM is available for store the program


⇒ 16 bit Program Counter (PC) as a default pointer for program memory

⇒ ROM ranges $0000H \rightarrow 0FFFH$

⇒ Can be extended upto 64 KB by two options:

① 4 KB onchip & adding extra 60 KB

② 64 KB onchip used instead of 4 KB onchip
external



$\rightarrow \bar{EA}$ pin \oplus - To access external memory

If 0, then discard 4KB onchip ROM (② option for extending)

If 1, then use 4KB onchip ROM (① option for extending)

$\rightarrow ALE$ pin \ominus - Address Latch Enable

$\Rightarrow PSEN$ pin \ominus - Used in case of external ROM, read control signal of offchip ROM

If 0, interface with output enable pin of external ROM

- Data Memory

\Rightarrow Store temporary data & intermediate results

\Rightarrow 128 byte on chip RAM

00H \rightarrow 7FH

\Rightarrow Divided into different blocks:

(i) ① Working registers organized as four banks of 8 registers each.

② Each bank of 8 register called memory bank

To select Bank, RSO & RS1 pin present in PSW

00-07H } Bank 0 \rightarrow R0-R7
08-0FH } Bank 1 \rightarrow R0-R7
10-17H } Bank 2 \rightarrow R0-R7
18-1FH } Bank 3 \rightarrow R0-R7

(ii) Bit addressable memory } 20H to 2FH

Each bit has its own address

(iii) General Purpose RAM } 30H to 7FH

| | |
|------------------------|-----|
| General Purpose | 7FH |
| Memory (80 registers) | 30H |
| Bit addressable memory | 2FH |
| (16 registers) | 20H |
| Bank 3 | 1FH |
| Bank 2 | 1EH |
| Bank 1 | 1DH |
| Bank 0 | 0CH |

\Rightarrow To communicate with external pin,

port 1 P1.0 - P1.7 &

port 2 P2.0 - P2.7

* Special Function Registers

- Minimum 8 8bit register

- Located within internal memory

- 80H \rightarrow FFH range

- Some bit addressable (INT₀, Timer Control Reg, SCON Register) & other byte addressable registers

NOTE: Program Counter (PC) is not a part of SFR & has no internal RAM address.

(1) Accumulator (A) & B register

- General purpose data register to store data & intermediate results during a program
- Accumulator is compulsory register
- Register B is for multiplication & division otherwise not generally used
- Both bit & byte addressable
- Accumulator → E0 H RAM location
- Register B → F0 H RAM location

(2) Program Counter (PC) & Stack Pointer Register (SP)

- Temporary data storage
- Address storage if interrupt or call instruction executed
- RAM location → - 81 H
- SP denotes top of stack
- Generally initialized / reset value 07H or 0007

(3) Data pointer register (DPTR)

- 16 bit register which physically don't exist.
- DPH & DPL registers combined to form DPTR
- DPL RAM Location = 82 H
- DPH RAM Location = 83 H
- Internal or external memory to access code or data from memory

(4) PSW Register (Program Status Word)

- 8 bit flag register (carry, auxiliary carry, overflow, parity, F0)
- Contains 7 flag bits (CF, AC, OF, PF, RS1, RS0, ← RS2)
- 1 user flags F0 at ^{11th} bit which may or may not be used.
- Byte as well as bit addressable
- RAM Location - D0H
- Represent data condition of current result

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|----|----|-----|-----|----|----|----|
| CF | AC | F0 | RS1 | RS0 | OF | X | PF |

⑤ I/O Port Registers

| | | |
|------------------|--------------|------|
| For port 0 latch | ram location | 80 H |
| For port 1 latch | ram location | 90 H |
| For port 2 latch | ram location | A0 H |
| For port 3 latch | ram location | B0 H |

⑥ Counters & Timers

- To generate accurate time delays
- Two 16bit counter registers (T0 & T1)

Timer 0 & Timer 1

$$= TH_0 + TL_0 \quad = TH_1 + TL_1$$

\downarrow \downarrow
High byte Low byte

→ RAM location of ~~TH~~ TL0 is 8A H

RAM location of TL1 is 8B H

RAM location of TH0 is 8C H

RAM location of TH1 is 8D H

→ 4 timer mode:

① Mode 0 - 8 bit timer/counter

② Mode 1 - ~~16bit~~ 16 bit timer/counter

③ Mode 2 - 8 bit autoreload timer/counter

④ Mode 3 - timer 0 → 8 bit & timer 1 → stop

⑦ TMOD register (Timer Mode / Counter Mode)

→ To select mode of timer

→ RAM location - 89 H

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | X → I/O |
|-------------------|------------------|-------------------------------|-------------------------------|-------------------|------------------|-------------------------------|-------------------------------|--|
| Gate _x | C/T ₁ | T ₁ M ₂ | T ₁ M ₀ | Gate ₀ | C/T ₀ | T ₀ M ₁ | T ₀ M ₀ | Gate _x ⇒ To enable/disable timer1 & timer 0 through INT1 & INTO pin |

Timer 1 Timer 0

C/T_n ⇒ count no. of pulses for timer 0 or timer 1

T_xM₁] } decide the operating modes of two counters
 T_xM₀ 00 = Mode 0

01 = Mode 1

10 = Mode 2

11 = Mode 3

⑧ TCON Register (Timer/Counter Control)

→ control timer & counter register operations

→ Ram location - 88 H

| D ₇ | D ₆ | D ₅ | D ₄ | D ₃ | D ₂ | D ₁ | D ₀ | $\rightarrow 1/0$ |
|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-------------------|
| TF ₁ | TR ₁ | TF ₀ | TR ₀ | IE ₁ | IT ₁ | IE ₀ | IT ₀ | |

Timers Timer D Timer 1 Timer 0

TF_n ⇒ timer overflow flag) set $\rightarrow 1$ when timer rolls from all 1's to 0.

TR_n ⇒ (Timer Run Control Bit) set $\rightarrow 1$ to enable timer to count

IE_n ⇒ (External Interrupt Edge Flag) set $\rightarrow 1$ when a high-low edge signal is received [on port 3.3 (for IT₁) & port 3.2 (for IT₀)]

IT_n ⇒ (External Interrupt Signal type control bit) set to 1 to enable external interrupt to be triggered by a falling edge signal, otherwise remain level triggered

⑨ SCON (Serial Control) Register

→ Used to set & control serial mode communication

→ Ram location - 98 H

| D ₇ | D ₆ | D ₅ | D ₄ | D ₃ | D ₂ | D ₁ | D ₀ |
|-----------------|-----------------|-----------------|----------------|-----------------|-----------------|----------------|----------------|
| SM ₀ | SM ₁ | SM ₂ | REN | TB ₈ | RB ₈ | TI | RI |

SM₀ } \Rightarrow serial mode select
 SM₁ }
 $00 = \text{Mode 0}$
 $01 = \text{Mode 1}$
 $10 = \text{Mode 2}$
 $11 = \text{Mode 3}$

SM₂ \Rightarrow used for enabling microprocessor communication in mode 2 & mode 3 by setting to 1 (Multiprocessors)

RI \Rightarrow (Receive Interrupt Flag) Automatically set to 1 by hardware after receiving 8 bits

TI \Rightarrow (Transmit Interrupt Flag) Automatically set to 1 after last bit

TB₈ \Rightarrow (Transmitter Bit 8) used in mode 2 & mode 3 as the 9th bit transmitted

RB₈ \Rightarrow (Receiver Bit 8) used in mode 2 & mode 3 & the 9th bit to be received in mode 1

REN (Reception Enable Bit) \Rightarrow Enables serial reception when set to 1

Register Description (10) Interrupt Enable (IE) Register

| control | | | | | | | |
|----------------|----------------|----------------|----------------|-----------------|-----------------|-----------------|-----------------|
| D ₇ | D ₆ | D ₅ | D ₄ | D ₃ | D ₂ | D ₁ | D ₀ |
| EA | X | X | ES | ET ₁ | EX ₁ | ET ₀ | EX ₀ |

Reserved for future use

EA → Enable All

If 1, enable interrupt individually

ES → Enable Serial Interrupt

ET₁, ET₀ → Enable Timer Interrupts

EX₁, EX₀ → Enable External Interrupts

If 0, no interrupt will be acknowledged

→ Bit as well as byte addressable

→ Ram location - A8 H

(11) Interrupt Priority (IP) Register

→ RAM location - B8 H

- low priority interrupt only interrupted by high priority interrupt
- higher priority interrupt served if two interrupts of different priority pending
- If same priority interrupt simultaneously, then internal sequencing

Default priority : INT₀, TFO, INT₁, TF₁, SI → serial interrupt

High → low

| | | | | | | | |
|----------------|----------------|-----------------|----------------|-----------------|-----------------|-----------------|-----------------|
| D ₇ | D ₆ | D ₅ | D ₄ | D ₃ | D ₂ | D ₁ | D ₀ |
| X | X | PT ₂ | PS | PT ₁ | PX ₁ | PT ₀ | PX ₀ |

} If any one of these bit is 1 then high priority
else low priority

PS → Defines serial port interrupt priority

→ 160

PT_y → Defines timer y priority

PX_y → Define external interrupt INT_y priority

* 8051 Interrupts

- Provides 5 types of interrupt:

2 external interrupts (INT₀ & INT₁)

3 internal interrupts (INT₀, INT₁ & Serial communication)

- There are no software interrupt
- Serial port interrupt handled through SCON
- Timer 1, Timer 0 interrupt handled through TCON
- TCON, SCON, IE & IP control these interrupt
- INTO & INT₁ triggering handled by TCON

| <u>Interrupt</u> | <u>Controlling Bit</u> | <u>vector location</u> |
|------------------|------------------------|------------------------|
| 1) INTO | IE0, IT0 | 0003H |
| 2) Timer 0 | TF0, TR0 | 0008H |
| 3) INT1 | IE1, IT1 | 0013H |
| 4) Timer 1 | TF1, TR1 | 001BH |
| 5) Serial port | RI, TI | 0023H |

* 8051 Addressing Modes:

- Addressing modes are the various ways of specifying an operand in an instruction
- There are six addressing modes in 8051:

(1) Immediate Addressing mode:

The operand is stated in the instruction itself if it comes immediately after opcode used when source operand is constant.

Ex:- (a) MOV A, #12H
 ↳ sign to represent Data

Load 12H data to accumulator

- (b) MOV R3, #35 { Load decimal data 35 to a R3 (Register 3)}
- (c) MOV DPTR, #2500H { Load 16 bit data 2500H to DPTR reg.}
- (d) MOV P1, #FFH { Load FFH data to port 1}

(2) Register Addressing Mode:

We specify a register in the instruction where operand is present

- Ex:- (a) MOV R3, A { Move contents accumulator to R3}
- (b) ADD A, R6 { Add contents of R6 to accumulator}
- (c) DAA { Decimal adjust accumulator}
- (d) RAR { Rotate accumulator right}

(3) Direct Addressing Mode:

Generally used to memory or I/O, we specify of the memory or an I/O where the operand is present or required

- Ex:- (a) MOV A, 35H { Copy contents of internal RAM 35H to accumulator}
- (b) MOV A, 80H { Copy data from port 0 to accumulator}
- (c) MOV 40H, R0 { Copy contents of R0 to 40H RAM location}

(4) Indirect Addressing Mode:

We specify a register which contains address of the memory

location where the operand is present

- Ex:- (1) MOV A, @R1 → represent indirect addressing
More content of location whose address is specified by R1
(2) MOV @R1, A → More content of accumulator to memory location address stored in R1

⑤ Index Addressing Mode

This type of addressing is used for reading look up tables from program memory & for branching instruction. In this mode, only program memory can be accessed & can be read only.

Ex:- MOVC A, @A + DPTR

more content of external memory, whose address is generated by adding content of accumulator & DPTR, to accumulator

- ⑥ Register Specific Addressing Mode : Used for call & jump instructions
- | | |
|----------|--|
| Relative | Relative addressing mode → Max 8 bit offset |
| Absolute | Absolute addressing mode → Max 11 bit offset |
| Long | Long addressing mode → Max 16 bit offset |

* 8051 Instruction Set

(A) Data Transfer Instruction

(1) MOV dest, source

Ex:- MOV PS, #75H

MOV R1, A

MOV DPTR, #2500H

MOV TMOD, R1

MOV GSH, #45H

MOV A, @R1

(2) MOVX dest, source → Used to copy from external ram location into "accumulator" → work with Accumulator (A) only

Ex:- MOVX @DPTR, A

MOVX A, @DPTR

MOVX @R0, A

MOVX A, @R0

(3) MOVC dest, ALC \rightarrow used to copy data from the code or program memory into accumulator

Ex:- MOV DPTR, #2500H
MOV A, #50H
MOVC A, @A+DPTR }

(4) PUSH direct \rightarrow push contents of specified RAM on top of stack

Ex:- PUSH SSH

(5) POP direct \rightarrow pop top of stack to specified RAM location

Ex:- POP 45H

(6) XCH A, operand \Rightarrow swap contents of accumulator with the content of operand mentioned in instⁿ

Ex:- ④ XCH A, Rn \rightarrow 0, 1, 2, 3, 4, 5, 6, 7

XCH A, @R

XCH A, direct

(7) XCHD A, @R \Rightarrow special case of exchange instⁿ in which lower nibbles of contents of accumulator & contents of RAM location specified indirectly in instⁿ are exchanged

Ex:- MOV R1, #45H

XCHD A, @R1

(B) Arithmetic Instructions

① ADD dest, src

Ex:- ADD A, #35H } ADD A, 25H
ADD A, R3 } ADD A, @R0

② ADDC dest, src \Rightarrow add with carry flag

Ex:- ADDC A, #35H : [A] \leftarrow [A] + 35H + [CF]

ADDC A, R3 : [A] \leftarrow [A] + [R3] + [CF]

ADDC A, 25H

ADDC A, @R0

③ DAA \Rightarrow Decimal Adjust After Addition convert the binary sum of two BCD nos. into a BCD no.

④ SUB dest, src \Rightarrow Subtract src from dest

Ex:- SUB A, #35H
SUB A, R3

SUB A, 25H

SUB A, @R0

⑤ SUBB dest, src \Rightarrow Subtract (src + carry flag) from dest

Ex:- SUBB A, #25D : $[A] \leftarrow [A] - ([25D] + [CF])$
SUBB A, RD
SUBB A, 29H

⑥ INC operand \Rightarrow Increment operand by 1

Ex:- INCR1 INC A INC @R0 INC DPTR

⑦ DEC operand \Rightarrow Decrement operand by 1

Ex:- DEC R1 DEC A DEC @R0 DEC DPTR

⑧ MUL A, B \Rightarrow Multiply A & B , i.e., A * B

⑨ DIV A, B \Rightarrow Divide A / B , i.e., A / B

(C) Logical Instructions

① ANL dest, src \Rightarrow AND operation b/w dest & src

Ex:- ANL A, #77H ANL 50H, #50H
ANL A, @R1 ANL C, 20H

② ORL dest, src \Rightarrow OR operation b/w dest & src, result in dest

Ex:- ORL A, #77H ORL 50H, #25H
ORL A, @R1 ORL B, 20H

③ XRL dest, src \Rightarrow XOR operation b/w dest & src , store result in dest

Ex:- XRL A, #78H XRL 30H, #45H
XRL A, @R2 XRL C, 80H

④ CLR operand \Rightarrow Clear contents of operand

Ex:- CLR A CLR C CLR 29H

⑤ CPL operand \Rightarrow Complement contents of operand

Ex:- CPL A CPL C CPL 29H

⑥ SETB op \Rightarrow Set operand bit

⑦ RL A \Rightarrow Rotate left without carry

⑧ RR A \Rightarrow Rotate right without carry

⑨ RLC A \Rightarrow Rotate left with carry

⑩ RRC A \Rightarrow Rotate right with carry

(11) SWAP A \Rightarrow Swap two nibbles of the accumulator
 $(D_0 - D_3) \leftrightarrow (D_4 - D_7)$
exchange

(D) Program Branching Instn

| ① JMP | ② CALL | ③ RETURN |
|---------------|-------------|---------------|
| Unconditional | Conditional | Unconditional |
| Conditional | Conditional | Conditional |

Unconditional Jump

(i) LJMP :- Can jump from 0000H to FFFFH
(long jump) Ex:- LJMP MEM \Rightarrow ^{Jump} to label 'MEM'

LJMP 2500H

LJMP @ A+DPTR

(ii) SJMP (Short Jump) :- 8 bit address

(iii) AJMP (Absolute Jump) :- within 2KB memory (can jump)

AJMP @ A+DPTR

Conditional Jump

JC \rightarrow Jump if carry JNZ \rightarrow Jump if not zero.

JE \rightarrow Jump if equal JNE \rightarrow Jump if not equal etc.

CJNE \Rightarrow Compare if jump not equals

DJNZ Rn \Rightarrow Decrement content of specified reg. by 1 & jump if result is not zero

Unconditional Call

ACALL address (Absolute Call) \Rightarrow Call subroutine within 2KB memory space

LCALL address (Long Call) \Rightarrow Call subroutine within 64KB memory space

Conditional CALL \rightarrow Similar to Conditional jump like C=Z, C<etc.

RET (Return)

RETI (Return from Interrupt Service Routine)