Lab 3

Pragaash Mohan

October 9, 2020

Part 1

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY part_1 IS
        PORT ( Clk, R, S : IN STD_LOGIC;
        Q : OUT STD_LOGIC);
END part_1;
ARCHITECTURE Structural OF part_1 IS
        SIGNAL R_g, S_g, Qa, Qb : STD_LOGIC ;
        ATTRIBUTE KEEP : BOOLEAN;
        ATTRIBUTE KEEP OF R_g, S_g, Qa, Qb : SIGNAL IS TRUE;
BEGIN
        R_g \ll R AND Clk;
        S_g \le S AND Clk;
        Qa \leftarrow NOT (R_g OR Qb);
        Qb \ll NOT (S_g OR Qa);
        Q <= Qa;
END Structural;
```

Part 2

Main VHDL

end Behavioral;

```
library ieee;
use ieee.std_logic_1164.all;
entity part_2 is
        port
        (
                SW
                                            : in std_logic_vector(1 downto 0);
                LEDR
                                      : out std_logic_vector(1 downto 0)
        );
end part_2;
architecture Behavioral of part_2 is
        component part2_1 port
        (
                clk,d
                             : in std_logic;
                                  : out std_logic
                q
        );
        end component;
        signal clk, d, q : std_logic;
begin
        clk <= SW(1);
        d <= SW(0);</pre>
        LEDR(0) \ll q;
        LEDR(1) <= clk;</pre>
        part2_2 : part2_1 port map
        ( clk, d, q );
```

Component

```
library ieee;
use ieee.std_logic_1164.all;
entity part2_1 is
        port
        (
                 clk,d : in std_logic;
                                 : out std_logic
                 q
        );
end part2_1;
architecture Structural of part2_1 is
        signal r, s, r_g, s_g, q_a, q_b : std_logic;
        attribute keep : boolean;
        attribute keep of r, r_g, s_g, q_a, q_b : signal is true;
begin
        s <= d;
        r <= not d;
        s_g <= not(s and clk);</pre>
        r_g <= not(r and clk);</pre>
        q_a <= not(s_g and q_b);</pre>
        q_b \le not(r_g \text{ and } q_a);
        q \ll q_a;
end Structural;
```

Part 3

Main VHDL

```
library ieee;
use ieee.std_logic_1164.all;
entity part_3 is
        port
        (
                SW
                                            : in std_logic_vector(1 downto 0);
                LEDR
                                     : out std_logic_vector(1 downto 0)
        );
end part_3;
architecture Behavioral of part_3 is
        component part2_1 port
        (
                clk, d : in std_logic;
                                   : out std_logic
        );
        end component;
        signal clk, d, qm, q : std_logic;
begin
        clk <= SW(1);
        d \ll SW(0);
        LEDR(0) \ll q;
        LEDR(1) <= clk;</pre>
        master : part2_1 port map
        ( not clk, d, qm );
        slave : part2_1 port map
        ( clk, qm, q );
end Behavioral;
```

Part 4

Main VHDL

```
library ieee;
use ieee.std_logic_1164.all;
entity part_4 is
       port
       (
               clk, d : in std_logic;
               qa, qb, qc
                          : out std_logic
       );
end part_4;
architecture Behavioral of part_4 is
       component dLatch port
       (
               clk, d
                      : in std_logic;
                                  : out std_logic
       );
       end component;
       component p_ff port
       (
               clk, d
                            : in std_logic;
                                : out std_logic
               q
       );
       end component;
       component n_ff port
       (
               clk, d
                        : in std_logic;
                                 : out std_logic
       );
       end component;
begin
       part4_1 : dLatch port map
       ( clk, d, qa );
       part4_2 : p_ff port map
       ( clk, d, qb );
```

Components

```
library ieee;
use ieee.std_logic_1164.all;
entity dLatch is
        port
        (
                clk, d : in std_logic;
                                    : out std_logic
                q
        );
end dLatch;
architecture Behavioral of dLatch is
begin
        process (clk, d)
        begin
                if clk = '1' then
                        q \ll d;
                end if;
        end process;
end Behavioral;
library ieee;
use ieee.std_logic_1164.all;
entity p_ff is
        port
        (
                clk, d : in std_logic;
                             : out std_logic
        );
end p_ff;
architecture Behavioral of p_ff is
begin
        process (clk, d)
        begin
                if clk'event and clk = '1' then
                        q \ll d;
```

```
end if;
       end process;
end Behavioral;
library ieee;
use ieee.std_logic_1164.all;
entity n_{f} is
       port
       (
               clk, d : in std_logic;
                                   : out std_logic
                q
       );
end n_ff;
architecture Behavioral of n_f is
begin
       process (clk, d)
       begin
                if clk'event and clk = '0' then
                       q <= d;
               end if;
       end process;
end Behavioral;
```