

```

module bcd(A,B,Cin,S,Cout);
input [7:0] A;
input [7:0] B;
input Cin;
output [7:0] S;
output Cout ;
wire [4:0] LSD_sum;
wire [4:0] MSD_sum;
wire LSD_carry;
wire MSD_carry;
assign LSD_sum = {1'b0, A[3:0]} + {1'b0, B[3:0]} + Cin;
assign LSD_carry = (LSD_sum > 9) ? 1'b1 : 1'b0;
assign S[3:0] = (LSD_sum > 9) ? (LSD_sum[3:0] + 4'b0110) : LSD_sum[3:0];
assign MSD_sum = {1'b0, A[7:4]} + {1'b0, B[7:4]} + LSD_carry;
assign MSD_carry = (MSD_sum > 9) ? 1'b1 : 1'b0;
assign S[7:4] = (MSD_sum > 9) ? (MSD_sum[3:0] + 4'b0110) : MSD_sum[3:0];
assign Cout = MSD_carry;
endmodule


```

```

module bcd_tb;
reg [7:0] A,B;
reg Cin;
wire [7:0] S;
wire Cout;
bcd uut (.A(A),.B(B),.Cin(Cin),.S(S),.Cout(Cout));
initial begin
$display("Time\tA\tB\tCin\tS\tCout");
A = 8'b00010010;
B = 8'b00000101;
Cin = 0;
#10 $display("%0dns\t%h\t%h\t%b\t%h\t%b", $time, A, B, Cin, S, Cout);
A = 8'b00010010;
B = 8'b00000101;
Cin = 1;
#10 $display("%0dns\t%h\t%h\t%b\t%h\t%b", $time, A, B, Cin, S, Cout);
A = 8'b00010011;
B = 8'b00010010;
Cin = 0;
#10 $display("%0dns\t%h\t%h\t%b\t%h\t%b", $time, A, B, Cin, S, Cout);
A = 8'b00010100;
B = 8'b00010110;
Cin = 0;
#10 $display("%0dns\t%h\t%h\t%b\t%h\t%b", $time, A, B, Cin, S, Cout);
A = 8'b10011001;
B = 8'b00000001;

Cin = 0;
#10 $display("%0dns\t%h\t%h\t%b\t%h\t%b", $time, A, B, Cin, S, Cout);
end
endmodule

```



```

input [31:0] a,
input [31:0] b,
output [31:0] result
);
wire sign_a, sign_b, sign_result;
wire [7:0] exp_a, exp_b, exp_result;
wire [23:0] mant_a, mant_b, mant_result;
wire [47:0] mant_mult;
wire [7:0] exp_sum;

assign sign_a = a[31];
assign sign_b = b[31];
assign exp_a = a[30:23];
assign exp_b = b[30:23];
assign mant_a = {1'b1, a[22:0]};
assign mant_b = {1'b1, b[22:0]};

assign sign_result = sign_a ^ sign_b;
assign exp_sum = exp_a + exp_b - 8'd127;
assign mant_mult = mant_a * mant_b;

assign mant_result = mant_mult[47] ? mant_mult[46:24] : mant_mult[45:23];
assign exp_result = mant_mult[47] ? exp_sum + 1 : exp_sum;

assign result = {sign_result, exp_result, mant_result[22:0]};
endmodule

```

Testbench

```

module test_fp_multiplier;
  logic [31:0] a, b;
  logic [31:0] result;

  fp_multiplier uut (
    .a(a),
    .b(b),
    .result(result)
  );

```

```
);
```

```
initial begin
```

```
    $display("Time\t a\t\t b\t\t result");
```

```
    $monitor("%0t\t %h\t %h\t %h", $time, a, b, result);
```

```
    // Test cases
```

```
    a = 32'h3f800000; // 1.0
```

```
    b = 32'h40000000; // 2.0
```

```
    #10;
```

```
    a = 32'h40400000; // 3.0
```

```
    b = 32'h40800000; // 4.0
```

```
    #10;
```

```
    a = 32'h3f800000; // 1.0
```

```
    b = 32'h3f800000; // 1.0
```

```
    #10;
```

```
    a = 32'h3f800000; // 1.0
```

```
    b = 32'h00000000; // 0.0
```

```
    #10;
```

```
    a = 32'h3f800000; // 1.0
```


```
    b = 32'hbf800000; // -1.0
```

```
    #10;
```

```
    $finish;
```

```
end
```

```
endmodule
```



Vivado 2024.1.2

File Edit Flow Tools Reports Window Layout View Help Quick Access

Implementation Complete

Default Layout

Flow Navigator

- Open Elaborated Design
 - Report Methodology
 - Report DRC
 - Report Noise
 - Schematic
- SYNTHESIS
 - Run Synthesis
 - Open Synthesized Design
- IMPLEMENTATION
 - Run Implementation
 - Open Implemented Design
 - Constraints Wizard
 - Open Dataflow Design
 - Edit Timing Constraints
 - Report Timing Summary
 - Report Clock Networks
 - Report Clock Interaction
 - Report Methodology
 - Report DRC
 - Report Noise
 - Report Utilization
 - Report Power
 - Schematic

IMPLEMENTED DESIGN - xc7a35tccpg236-1

Sources

- fp_multiplier
 - Nets (314)
 - Leaf Cells (142)

Cell Properties

Select an object to see properties

Project Summary

fp_multiplier.v

test_fp_multiplier.v

Schematic

138 Cells 96 I/O Ports 314 Nets

Tcl Console Messages Log Reports Design Runs DRC Power Linter Timing

Design Timing Summary

General Information

Timer Settings

Design Timing Summary

Methodology Summary

- Check Timing (0)
- Intra-Clock Paths
- Inter-Clock Paths
- Other Path Groups
- User-Defined Paths

Timing Summary - impl_1 (saved)

| Setup | Hold | Pulse Width |
|--------------------------------------|----------------------------------|---------------------------------------------|
| Worst Negative Slack (WNS): inf | Worst Hold Slack (WHS): inf | Worst Pulse Width Slack (WPWS): NA |
| Total Negative Slack (TNS): 0.000 ns | Total Hold Slack (THS): 0.000 ns | Total Pulse Width Negative Slack (TPWS): NA |
| Number of Failing Endpoints: 0 | Number of Failing Endpoints: 0 | Number of Failing Endpoints: NA |
| Total Number of Endpoints: 32 | Total Number of Endpoints: 32 | Total Number of Endpoints: NA |

There are no user specified timing constraints.

32-bit prefix adder

Input A -> Input B -> Generate & Propagate -> Prefix Tree -> Sum Calculation -> Output Sum.

System Verilog design code for 32-prefix adder

```
module prefix_adder (  
    input [31:0] a,  
    input [31:0] b,  
    output [31:0] sum  
);  
    wire [31:0] g, p, c;  
  
    assign g = a & b;  
    assign p = a ^ b;  
  
    assign c[0] = 0;  
    genvar i;  
    generate  
        for (i = 1; i < 32; i = i + 1) begin  
            assign c[i] = g[i-1] | (p[i-1] & c[i-1]);  
        end  
    endgenerate  
  
    assign sum = p ^ c;  
endmodule
```

testbench

```
module test_prefix_adder;  
    logic [31:0] a, b;  
    logic [31:0] sum;  
  
    prefix_adder uut (  
        .a(a),  
        .b(b),
```

```

        .sum(sum)
    );

    initial begin
        $display("Time\t a\t\t b\t\t sum");
        $monitor("%0t\t %h\t %h\t %h", $time, a, b, sum);

        // Test cases
        a = 32'h00000000; b = 32'h00000000; #10;
        a = 32'h00000001; b = 32'h00000001; #10;
        a = 32'hFFFFFFF; b = 32'h00000001; #10;
        a = 32'h12345678; b = 32'h87654321; #10;
        a = 32'hAAAAAAAA; b = 32'h55555555; #10;

        $finish;
    end
endmodule

```

Delay Calculation

The delay of the 32-bit prefix adder can be calculated based on the number of stages in the prefix tree. Assuming each two-input gate delay is 100 ps, the delay can be estimated by counting the number of stages

pipelined prefix adder

```

module pipelined_prefix_adder (
    input clk,
    input [31:0] a,
    input [31:0] b,
    output reg [31:0] sum
);
    reg [31:0] g, p, c;

    always @(posedge clk) begin
        g <= a & b;
        p <= a ^ b;
    end
endmodule

```


end

```
always @(posedge clk) begin
    c[0] <= 0;
    for (int i = 1; i < 32; i = i + 1) begin
        c[i] <= g[i-1] | (p[i-1] & c[i-1]);
    end
end
```

```
always @(posedge clk) begin
    sum <= p ^ c;
end
endmodule
```