TI TMP102 address table, SBOS397I, page 10

ADD0 grounded: seven-bit address 0x48

ADD0 connected to V+: seven-bit address 0x49

Source: Table 6-4; OCR test rendition, not the full datasheet