

VMEM $\leftrightarrow$ MXU ($\approx 22 \times$ HBM)




HBM $\leftrightarrow$ TensorCore



ICL, all 4 links out



ICL, one link one way



PCIe to host



DCN (per chip)

