

VMEM $\leftrightarrow$ MXU ($\approx 22\times$ HBM)



HBM $\leftrightarrow$ TensorCore



ICI, all 4 links out



ICI, one link one way



PCIe to host



DCN (per chip)



bytes / s (TPU v5e, log scale)

10⁹ 10¹⁰ 10¹¹ 10¹² 10¹³ 10¹⁴