

PCIe: 16 links into HBM



ICI: 15/16 of it into chip (0,0)



HBM → MXU



FLOPs



time (ms); overlapped, the slowest stage sets the pace