

EE 5313: Microprocessor Systems SPRING – 2023

INSTRUCTOR: Dr. Shahriar Shahabuddin

PROJECT TITLE:

Design of an SDRAM Controller for Asynchronous Memory Interface

Submitted By:

NAME	UTA ID
RANJITH THYLAGERE CHENNEGOWDA	1002068028
PRAJWAL GOWDA RAMPURA SURESH	1002064165

Date of Submission: May 1st, 2023

INDEX:

- 1. Introduction
 - a. SDRAM Overview
 - b. Goal
 - c. Detailed Requirements
- 2. Features of SDRAM
- 3. Specifications of 80386DX
- 4. Functional block diagram.
- 5. SDRAM MICROPROCESSOR Interface.
- 6. Address Bus Interfacing
- 7. Phase Locked Loop
- 8. Load mode register
- 9. Higher level finite state machine (FSM)
- 10. State transition table for higher level (FSM)
- 11. Generation of control signals.
- 12. Generation of SDRAM control signals.
- 13. Load value calculation and counter.
- 14. Fsm for initialization of SDRAM.
- 15. State Transition Table for Initialization.
- 16. Timing Diagram for Initialization.
- 17. Finite State Machine for Refresh.
- 18. Transition table for Refresh.
- 19. Counter for Refresh Signal.
- 20. Timing Diagram for Auto Refresh.
- 21. FSM for Read without Auto Precharge.
- 22. Transition Table for Read without Auto Precharge.
- 23. Timing Diagram for Read without Auto Precharge.
- 24. FSM for Read with Auto Precharge.
- 25. Transition Table for Read with Auto Precharge.
- 26. Timing Diagram for Read with Auto Precharge.
- 27. FSM for Write without Auto Precharge.
- 28. Transition Table for Write without Auto Precharge.
- 29. Timing Diagram for Write without Auto Precharge.
- 30. FSM for Write with Auto Precharge.
- 31. Transition Table for Write with Auto Precharge.
- 32. Timing Diagram for Write with Auto Precharge.
- 33. Burst Length 4
- 34. SDRAM MICROPROCESSOR Interface.
- 35. FSM for Read without Auto Precharge.
- 36. Transition Table for Read without Auto Precharge.
- 37. Timing Diagram for Read without Auto Precharge.
- 38. FSM for Write without Auto Precharge.
- 39. Transition Table for Write without Auto Precharge.
- 40. Timing Diagram for Write without Auto Precharge.

- 41. Burst Length 2
- 42. SDRAM MICROPROCESSOR Interface.
- 43. FSM for Read without Auto Precharge.
- 44. Transition Table for Read without Auto Precharge.
- 45. Timing Diagram for Read without Auto Precharge.
- 46. FSM for Write without Auto Precharge.
- 47. Transition Table for Write without Auto Precharge.
- 48. Timing Diagram for Write without Auto Precharge.
- 49. Hardware External I/O to be interfaced

INTRODUCTION

SDRAM OVERVIEW:

- Synchronous Dynamic Random-Access Memory is a form of DRAM semiconductor memory which can run at faster speeds than conventional DRAM.
- SDRAM is synchronous interface RAM, which refers to the fact that it waits for the clock signal and usually accepts command at the rising edge of the clock.
- As the SDRAM is synchronized with the CPU's clock, this tends to increase the throughput and allows the SDRAM to run at higher speeds.
- The memory will be partitioned into banks and hence multiple bits of data can be accessed at the same time.
- SDRAM generally performs three main functions Read, Write and Refresh.
- Clocks during when CS is high otherwise ignored.

GOAL:

The goal of this project is to design an SDRAM controller that allows SDRAM memory to be interfaced with a microprocessor having only asynchronous memory support. This SDRAM controller is to be designed such that it can interface with one or more SDRAM memory devices. The minimum requirement is that it should support for a single MT48LC16M4A2 (SDRAM Memory) and interfacing is done by using 80386DX processor and we may interface with another32-bit data bus processor provided SDRAM memory support is not already provided for that processor.

The detailed requirements are as follows:

- 1. Support the MT48LC16M4A2 memory device is required.
- 2. Support for an 80386DX or similar processor with 32-bit data bus not having SDRAM support is required.
- 3. A complete controller solution including state machine, row, column, and bank signal generation, data masking, data flow, ready logic, and refresh support must be provided.
- 4. Interfacing with ~ADS, W/~R, and M/~IO control signals (or equivalent) will be required.
- 5. Support the sending of AUTO REFRESH commands at a rate sufficient to ensure memory integrity.
- 6. Support the READY logic of the selected microprocessor system, especially when refresh is occurring, unless a bus locking protocol is used.
- 7. Support is only required for burst length 8 transfers.
- 8.Extra Credit Steps.
- a. Adding hardware external I/O control pins to support variable timing, with changes in both FSM timing and the LMR values being loaded.
- b. Adding hardware external I/O to support 8- and 16-bit wide memories with burst lengths of 4 and 2 appropriately with all changes needed to the FSM and SDRAM interface.

FEATURES OF SDRAM

- The Micron 64Mb SDRAM is a high-speed CMOS, dynamic random-access memory containing 67,108,864 bits.
- It is a 4-Bank DRAM with a synchronous interface.
- Signals are sampled during the positive edge of the clock cycle.
- Configured as 4 Meg x 4 x 4 banks with 4096 rows and 1024 columns.
- Programmable with burst lengths of 1, 2, 4, 8, or full page. In this project we have used Burst length=8 and CAS Latency (CL) = 2.
- Refresh-64ms, 4,096-cycle refresh (15.6μs/row) for commercial applications and16ms, 4,096-cycle refresh (3.9μs/row) for automotive applications.
- Bank Address = 4 (BA0, BA1).
- Row Address = A0 A11.
- Column Address = A0 A9.

Timing values used in the project.

Timing Parameter	Timing/Parameter
$T_{ m rfc}$	66ns
T_{rp}	15ns
T_{mrd}	2 clock cycles
$T_{ m wr}$	14ns (7ns + 1clk)
T_{red}	15ns
CL (CAS Latency)	2
T_{ras}	5-16000
T_{rc}	8

SPECIFICATIONS OF 80386DX

- 32-Bit Address Bus.
- 32-Bit Data Bus.
- 66 MHz Clk Signal.


Outgoing Signals From processor

- Address Bus A31- 0.
- Data Bus A31- 0.
- Control Signals.


Incoming Signal to Processor

• Ready Signal

FUNCTIONAL BLOCK DIAGRAM.



SDRAM - MICROPROCESSOR Interface.



Address Bus Interfacing


• The 80386DX has a 32 – Bit wide address bus and 32 – Bit wide data bus.

DCD_SDRAM	Bank Enable	Row_Address	Column_Address	XX
A31 – A23	A22 - A21	A20 - A9	A8-A2	A0, A1

• The SDRAM that we are interfacing is 64Mb.


$$64Mb = 2^{26} Bits = 2^{23} Bytes$$

 $Log_2(2^{23}) = So 23$ Address lines are used to address memory.



PHASE LOCKED LOOP.


- The Phase Locked loop consists of a Low Pass Filter, Voltage controlled Oscillator and a Phase comparator (XOR Gate)
- This circuit is used until the desired frequency of 133MHz is obtained as the SDRAM requires a clock frequency of 133MHz to operate.
- It provides a Stable Clock to the SDRAM.



Clock Cycle Period = (1 / 133MHz) = 7.5ns

LOAD MODE REGISTER

- In our design CAS latency (CL) is 2, burst length (BL) is 8.
- Therefore, CAS latency (CL) = 010 and Burst length (BL) = 011.



Address Bus	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
Mode	M11	M10	M9	M8	M7	M6	M5	M4	M3	M2	M1	M0
Register												
Parameter	Res	erved	WB	Op N	Mode	CA	S Later	ісу	BT	Bu	rst Leng	gth
Value	0	0	0	0	0	0	1	0	0	0	1	1

Program: M11, M10: 0, 0: To ensure compatibility with future device

• Write Burst Mode: M9: 0: Program Burst Length


• Operating Mode: M8, M7: 0, 0: Standard Operation

• CAS latency: M6, M5, M4: 0, 1, 0: Two Clock Cycle

Burst Type: M3: 0: Sequential

• Burst length: M2, M1, M0: 0, 1, 1.


HIGHER LEVEL FINITE STATE MACHINE (FSM)



STATE TRANSITION TABLE FOR HIGHER LEVEL (FSM)


PRESENT STATE	SIGNAL CONDITION	NEXT STATE
X	Reset = 0	Init
Init	X	Idle
Idle	Read-Req = 1	Read
Read	X	Idle
Idle	Write-Req = 1	Write
Write	X	Idle
Idle	Ref-Req = 1	Refresh
Refresh	X	Idle


GENERATION OF CONTROL SIGNALS




Generation of Chip Signals:


• Read Data Latch:








Write Data Latch:





0: STATE = READ | NOP | WR_1 | WR_2

1: STATE = RD_1 | RD_2 | WR_3 | WR_4

2: STATE = RD_3 | RD_4 | WR_5 | WR_6

3: STATE = RD_5 | RD_6 | WR_7 | WR_8

0: STATE = WR_1

1: STATE = WR_2

2: STATE = WR_3

3: STATE = WR_4


4: STATE = WR_5

5: STATE = WR_6

6: STATE = WR_7


7: STATE = WR_8

Generation of Bank Signals.




STATE = ACTIVE | READ | WRITE | PRECHARGE


Generation of DQM/ DQMH, DQML Signals.




Generation of Command Signal



Generation of Ready Signal.




Generation of ROW and Column Address



GENERATION OF SDRAM CONTROL SIGNALS

Name (Function)	CS#	RAS#	CAS#	WE#	DQM
COMMAND INHIBIT (NOP)	Н	X	X	X	X
NO OPERATION (NOP)	L	Н	Н	Н	X
ACTIVE (Select bank and activate row)	L	L	Н	Н	X
READ	L	Н	L	Н	L/H8
(Select bank and column, and start READ burst)					
WRITE	L	Н	L	L	L/H8
(Select bank and column, and start WRITE burst)					
BURST TERMINATE	L	Н	Н	L	X
PRECHARGE	L	L	Н	L	X
(Deactivate row in bank or banks)					
AUTO REFRESH or SOFT REFRESH	L	L	L	Н	X
(Enter self refresh mode)					
LOAD MODE REGISTER	L	L	L	L	X
Write enable/output enable	_	-	-	-	L
Write inhibit/output High-Z	-	-	-	-	Н



LOAD VALUE CALCULATION AND COUNTER

- We need a delay of 100us delay.
- The clock frequency is 133MHz.


Fixed_Value = 100μs x Frequency [Clk]

Fixed Value = $100 \mu s \times 133 MHz = 13300$.

Clock frequency = 132 MHz

So, $T_{clk} = 1/132 Mhz = 7.5 ns$

Therefore, T_{rfc} is given as: $T_{rfc} = 66/7.5 = 8.8clk = 9clk$



FSM FOR INITIALIZATION OF SDRAM reset $T_{\text{rp}} = 2$ $Timer_$ Wait for PLL = 0Wait Send 100 us = 0stable NOP 2 100us. Auto Precharge clock. NOP1 Refresh 1 All CKE = 1CS# = 0NOP 7 NOP 6 NOP 4 NOP 3 NOP 5 $T_{rfc1} = 9$ NOP 9 NOP 11 NOP 8 Auto NOP 10 Refresh 2 NOP 12 NOP 13 NOP 16 NOP 15 NOP 14 $T_{rfc2} = 9$ $T_{mrd}=2\,$ **NOP 18** Load Mode NOP 19 **NOP 17**

Register


Cmd = LMD

Idle


STATE TRANSITION TABLE FOR INITIALIZATION

PRESENT STATE	SIGNAL CONDITION	DESCRIPTION	NEXT STATE
X	Power up	-	Reset
Reset	Next Clock	-	Wait for stable clock
Wait for stable clock	! PLL = 0	Wait until stable clock is generates.	Wait for stable clock
Wait for stable clock	PLL = 0	Stable clock generation successful.	NOP1
NOP1	! Timer_100us = 0	Wait until 100us delay is completed.	NOP1
NOP1	Timer_100us = 0	100us delay completed move to next state.	Precharge ALI
Precharge ALL	Next clock	Wait for a time of T _{rp} , hence during this interval wait states are added.	NOP2
NOP2	Next clock	-	Auto refresh 1
Auto refresh 1	Next clock	Wait for a time of T _{rfc} and wait states are added if needed.	NOP3
NOP3	Next clock	-	NOP4 • •
NOP9	Next clock		Auto refresh 2
Auto refresh 2	Next clock	Wait for a time of T_{rfc} and wait states are added if needed.	NOP11
NOP11	Next clock	-	NOP12
•			•
NOP18	Next clock		LMR
LMR	Next clock	Wait for a time T_{mrd} and wait states are added accordingly.	NOP19
NOP19	Next clock	_	Idle

TIMING DIAGRAM FOR INITIALIZATION



FINITE STATE MACHINE FOR REFRESH



TRANSITION TABLE FOR REFRESH

PRESENT STATE	SIGNAL CONDITION	DESCRIPTION	NEXT STATE
Idle	Ref_req = 1	Enter precharge state if there is a refresh request	Precharge_ALL
Precharge_ALL	Next clock	Wait for a time of T _{rp}	NOP1
NOP1	Next clock	-	Auto refresh 1
Auto refresh 1	Next clock	Wait for a time of T _{rfc}	NOP2
NOP2	Next clock	-	NOP3
			•
·	•		•
NOP9	Next clock		Auto refresh 2
Auto refresh 2	Next clock	-	NOP10
			•
·	•		•
NOP17	Next clock		Idle

COUNTER FOR REFRESH SIGNAL


Val = Clock_Freq x Time_To_Refresh_Each_Row = 133MHz x 15.625us

Val = 2062.5 (can be rounded of to 2063) = 2063


Here, CL=2, $T_{rcd} = 2 \text{ Clk}$

 $BL = 8 T_{rc} = 2 + 2 + 8 = 12clks$


Therefore, ACTIVE-to-ACTIVE command period $T_{rc} = 12 \text{ x } 7.5 = 90 \text{ns}$



TIMING DIAGRAM FOR AUTO REFRESH




FSM FOR READ WITHOUT AUTO-PRECHARGE




TRANSITION TABLE FOR READ WITHOUT AUTO-PRECHARGE

PRESENT	SIGNAL	DESCRIPTION	NEXT STATE
STATE	CONDITION		
Idle	Read_req = 1	Activate only if	Activate
		read request	
Activate	Next clock	-	NOP1
NOP1	Next clock	Start reading only if RD=1 A10=0 denotes auto pre-charge is	Read
		disabled	
Read	Next clock	Wait for 2 clocks as the CL=2	NOP2
NOP2	Next clock	Data starts bursting for every clock pulse after CL=2	Data-out 1
Data-out 1	Next clock	-	Data-out 2
Data-out 2	Next clock	-	Data-out 3
•			•
•	•		•
•	•		•
Data-out 6	Next clock		Data-out 7(Start of Precharge)
Data-out 7 (Start of Precharge) (T _{rp})	Next clock	-	Data-out 8 NOP9
Data-out 8 NOP9	Read_req!=1	-	Idle
Data-out 8 NOP9	Read_req = 1		Activate

TIMING DIAGRAM FOR READ WITHOUT AUTO-PRECHARGE




FSM FOR READ WITH AUTO-PRECHARGE




TRANSITION TABLE FOR READ WITH AUTO-PRECHARGE

PRESENT STATE	SIGNAL CONDITION	DESCRIPTION	NEXT STATE
Idle	Read_req = 1	Activate only if read request	Activate
Activate	Next clock	-	NOP1
NOP1	Next clock	Start reading only if RD=1 A10 = 1 denotes auto precharge is enabled.	Read
Read	Next clock	Wait for 2 clocks as the CL=2	NOP2
NOP2	Next clock	Data starts bursting for every clock pulse after CL=2	Data-out 1
Data-out 1	Next clock	-	Data-out 2
Data-out 2	Next clock	-	Data-out 3
· ·	· · · · · · · · · · · · · · · · · · ·		•
Data-out 6	Next clock		Data-out 7
Data-out 7	Next clock	-	Data-out 8
Data-out 8	Read_req!=1	-	Idle
Data-out 8	Read_req = 1	Activate only if read request	Activate

TIMING DIAGRAM FOR READ WITH AUTO-PRECHARGE




FSM FOR WRITE WITHOUT AUTO-PRECHARGE ON




TRANSITION TABLE FOR WRITE WITHOUT AUTO-PRECHARGE

PRESENT STATE	SIGNAL CONDITION	DESCRIPTION	NEXT STATE
Idle	Write_req=1	Activate only if write Request.	Activate
Activate	Next clock	-	NOP1
NOP1	Next clock	Start writing only if wr=1 A10=0 denotes auto pre- charge is disabled	Write
Write	Next clock	Unlike read operation, data starts immediately writing once wr=1	Data-in 1
Data-in 1	Next clock	-	Data-in 2
Data-in 2	Next clock	-	Data-in 3
•	•		•
•	·		
Data-in 6	Next clock		Data-in 7
Data-in 7	Next clock	-	Data-in 8
Data-in 8	Next clock	Wait for write Recovery time.	NOP10
NOP10	Next clock	-	Precharge.
Precharge.	Next clock	Wait for T _{rp}	NOP11
NOP11	Write_req!=1	-	Idle
NOP11	Write_req=1	Activate only if write Request.	Activate

TIMING DIAGRAM FOR WRITE WITHOUT AUTO-PRECHARGE




FSM FOR WRITE WITH AUTO-PRECHARGE ON



TRANSITION TABLE FOR WRITE WITH AUTO-PRECHARGE

PRESENT STATE	SIGNAL CONDITION	DESCRIPTION	NEXT STATE
Idle	Write_req=1	Activate only if write Request.	Activate
Activate	Next clock	1	NOP1
NOP1	Next clock	Start writing only if wr=1 A10=1 denotes auto pre- charge is enabled	Write
Write	Next clock	Unlike read operation, data starts immediately writing once wr=1	Data-in 1
Data-in 1	Next clock	-	Data-in 2
Data-in 2	Next clock	-	Data-in 3
•	•		•
•	•		•
Data-in 6	Next clock		Data-in 7
Data-in 7	Next clock	-	Data-in 8
Data-in 8 NOP9	Next clock	-	NOP10
NOP10	Next clock	Wait for write recovery time.	NOP11
NOP11	Next clock	Wait for precharge (T_{rp}) to complete.	NOP12
NOP12	Write_req!=1	-	Idle
NOP12	Write_req=1	Activate only if write Request.	Activate

TIMING DIAGRAM FOR WRITE WITH AUTO-PRECHARGE



EXTRA CREDITS

BURST LENGTH: 4

SPECIFICATIONS:

80386DX MICROPROCESSOR:

- 32-bit Address Bus
- 32-bit Data Bus
- 66MHz clk2 signal

Outgoing Signals from Processor:

- Address bus A31-0
- Data bus D31-0
- Control Signals

Incoming Signal to Processor:

• READY

Load Mode Register:

- In our Design CL-CAS LATENCY = 2 and BL-BURST LENGTH = 4
- Hence CAS latency = 010 and BURST LENGTH = 010

Address Bus	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
Mode	M11	M10	M9	M8	M7	M6	M5	M4	M3	M2	M1	M0
Register												
Parameter	Res	erved	WB	Op N	Mode	CA	S Later	ıcy	BT	Bu	rst Leng	gth
Value	0	0	0	0	0	0	1	0	0	0	1	0

Program: M11, M10: 0, 0: To ensure compatibility with future device

• Write Burst Mode: M9: 0: Program Burst Length

• Operating Mode: M8, M7: 0, 0: Standard Operation

• CAS latency: M6, M5, M4: 0, 1, 0: Two Clock Cycle

• Burst Type: M3: 0: Sequential

• Burst length: M2, M1, M0: 0, 1, 0: Four Burst Length.

SYNCHRONOUS DRAM

Memory Configuration

MT48LC8M8A2: 2Meg*8*4Banks

Refresh

• 64ms, 4096 cycle refresh(15.6us/row)

• 16ms, 4096 cycle refresh(3.9us/row)

Refresh Count: 4K

Row Addressing: 4K(A0-A11)
Bank Addressing: 4(BA0, BA1)
Column Addressing: 1K(A0-A9)

DESIGN

Speed Grade: -7E

Clock Frequency: 133MHz

CL = 2(5.4ns) Clock Cycle Time: 7.5ns

Burst Length: 4


ADDRESS BUS INTERFACING

64Mib: 64*1024*1024


 $64Mib = 2^26 bits = 2^23 Bytes$

 $Log_2(2^23) = 23$ Address lines going to the address memory.

Burst length = 4:




FSM FOR READ WITHOUT AUTO-PRECHARGE



TRANSITION TABLE FOR READ WITHOUT AUTO-PRECHARGE

PRESENT	SIGNAL	DESCRIPTION	NEXT STATE
STATE	CONDITION		
Idle	Read_req = 1	Activate only if	Activate
		read request	
Activate	Next clock	Wait Until T _{red} is Completed	NOP1
NOP1	Next clock	Start reading only if RD=1	Read
		A10=0 denotes	
		auto pre-charge is	
		disabled	
Read	Next clock	Wait for 2 clocks as	NOP2
		the CL=2	
NOP2	Next clock	Data starts bursting	Data-out 1
		for every clock pulse	
		after CL=2	
Data-out 1	Next clock	-	Data-out 2
Data-out 2	Next clock	-	Data-out 3(Start of
			Precharge)
Data-out 3(Start of Precharge)	Next clock	-	Data-out 4
Data-out 4	Read_req!=1	-	Idle
Data-out 4	Read_req = 1	Activate only if read request	Activate

TIMING DIAGRAM FOR READ WITHOUT AUTO-PRECHARGE




FSM FOR WRITE WITHOUT AUTO-PRECHARGE $-T_{red}=2$ Cmd = NOPActivate Idle NOP 1 Write Din_1 NOP 2 $Write_Req = 1$ Cmd = ActiveWait T_{red} $\widetilde{A10} = 0$ Cmd = Write $T_{\rm wr}=2\,$ Precharge NOP 6 Din_3 Din_2 Din_4 NOP 5 NOP 4 NOP 3 Cmd = NOPCmd = NOPCmd = NOPCmd = PrechargeNOP 7 Idle $T_{rp} \\$ Activate Write Req = 1


TRANSITION TABLE FOR WRITE WITHOUT AUTO-PRECHARGE


PRESENT STATE	SIGNAL CONDITION	DESCRIPTION	NEXT STATE	
Idle	Write_req=1	Activate only if write Request.	Activate	
Activate	Next clock	Wait T _{red}	NOP1	
NOP1	Next clock	Start writing only if wr=1 A10=0 denotes auto pre- charge is disabled	Write	
Write	Next clock	Unlike read operation, data starts immediately writing once wr=1	Data-in 1	
Data-in 1	Next clock	-	Data-in 2	
Data-in 2	Next clock	-	Data-in 3	
Data-in 3	Next clock	-	Data-in 4	
Data-in 4	Next clock	Wait for write recovery time.	NOP6	
NOP6	Next clock	-	Precharge	
Precharge	Next Clock	Wait for precharge command period.	NOP7	
NOP7	Write_req=1	Activate only if write Request.	Activate	
NOP7	Write_req != 1	-	Idle	

TIMING DIAGRAM FOR WRITE WITHOUT AUTO-PRECHARGE




Generation of Chip Signals: Read Data Latch:





Write Data Latch:




0: STATE = WR_1

1: STATE = WR_2

2: STATE = WR_3

3: STATE = WR_4



1: $STATE = NOP \mid WR_2$

2: STATE = RD_1 | WR_3

 $3: STATE = RD_2 | WR_4$

BURST LENGTH: 2

SPECIFICATIONS:

80386DX MICROPROCESSOR:

- 32-bit Address Bus
- 32-bit Data Bus
- 66MHz clk2 signal

Outgoing Signals from Processor:

- Address bus A31-0
- Data bus D31-0
- Control Signals

Incoming Signal to Processor:

• READY

Load Mode Register:

- In our Design CL-CAS LATENCY = 2 and BL-BURST LENGTH = 2
- Hence CAS latency = 010 and BURST LENGTH = 001

Addres	s Bus	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
Mod	de	M11	M10	M9	M8	M7	M6	M5	M4	M3	M2	M1	M0
Regis	ster												
Param	neter	Res	erved	WB	Op N	Mode	CA	S Later	ıcy	BT	Bu	rst Leng	gth
Valı	ue	0	0	0	0	0	0	1	0	0	0	1	0

Program: M11, M10: 0, 0: To ensure compatibility with future device

• Write Burst Mode: M9: 0: Program Burst Length


• Operating Mode: M8, M7: 0, 0: Standard Operation

• CAS latency: M6, M5, M4: 0, 1, 0: Two Clock Cycle


• Burst Type: M3: 0: Sequential

• Burst length: M2, M1, M0: 0, 0, 1: Two Burst Length.

Burst length = 2:




FSM FOR READ WITHOUT AUTO-PRECHARGE




TRANSITION TABLE FOR READ WITHOUT AUTO-PRECHARGE

PRESENT	SIGNAL	DESCRIPTION	NEXT STATE
STATE	CONDITION		
Idle	Read_req = 1	Activate only if read request	Activate
Activate	Next clock	-	NOP1
NOP1	Next clock	Start reading only if RD=1 A10=0 denotes auto pre-charge is disabled	Read
Read	Next clock	Wait for 2 clocks as the CL=2	NOP2
NOP2	Next clock	Data starts bursting for every clock pulse after CL=2	Data-out 1(Start of Precharge)
Data-out 1(Start of Precharge)	Next clock	-	Data-out 2
Data-out 2	Read_req!=1	-	Idle
Data-out 2	Read_req = 1	-	Activate

TIMING DIAGRAM FOR READ WITHOUT AUTO-PRECHARGE




FSM FOR WRITE WITHOUT AUTO-PRECHARGE




TRANSITION TABLE FOR WRITE WITHOUT AUTO-PRECHARGE

PRESENT STATE	SIGNAL CONDITION	DESCRIPTION	NEXT STATE
Idle	Write_req=1	Activate only if write Request.	Activate
Activate	Next clock	Wait T _{red}	NOP1
NOP1	Next clock	Start writing only if wr=1 A10=0 denotes auto pre- charge is disabled	Write
Write	Next clock	Unlike read operation, data starts immediately writing once wr=1	Data-in 1
Data-in 1	Next clock	-	Data-in 2
Data-in 2	Next clock	Wait for write Recovery Time	NOP4
NOP4	Next clock	-	Precharge
Precharge	Next clock	Wait until T _{rp} id completed.	NOP5
NOP5	Write_req!=1		Idle
NOP5	Write_req=1	Activate only if write Request.	Activate


TIMING DIAGRAM FOR WRITE WITHOUT AUTO-PRECHARGE



Data MUX for Write



Generation of Chip Signals: Read Data Latch:



EE 5313		SPRING - 2023
	THANK YOU!	
	57	