ECE 441: PHYSICS AND MODELING OF SEMICONDUCTOR DEVICES

Device: NMOS transistor.

Oxide thickness: 8.4nm Poly doping: 1e+20


Gate length: 120nm (Nominal)
Source/Drain Length: 100nm
Peak Body Doping: 0.6e+18
Source/Drain Peak Doping: 3e+20


The doping profiles for the body, source and drain were chosen as below. Hand calculations were made to obtain the approximate body doping to get the required threshold voltage. At higher drain voltage, the threshold voltage is lower due to drain induced barrier lowering, as shown in Fig.3. The body doping was adjusted to meet the V_{thsat} specification.

Leakage current is found to increase exponentially with decrease in the gate oxide thickness. For this design, the leakage current is 14nA/um. However, this could be reduced by increasing the oxide thickness, as shown in Fig. 4. On the contrary, I_{ON} specification can be met easily at lower oxide thickness, as it increases the C_{ox} . Here, $I_{ON}=400\mu A/\mu m$.

The threshold voltage was found to reduce, with reduction of gate length. This can be attributed to the source/drain charge sharing. In the depleted region near the source and the drain, no gate voltage is required to deplete the channel. The worst case for which can be seen at a gate length of 40nm, where $V_{TLin} < 0$. V_{thsat} is even lower due to DIBL, which is more pronounced in short channel devices. The transconductance g_m increases at lower lengths as it varies invresely with Length. This effect is compunded by the reduction in V_{th} of the device too. Subsurface punch through also, to certain extent increases the drain current at higher drain voltages.

A MOS CV curve demonstrates the traversal of the device from accumulation to depletion to inversion at gate ramp rate of 1V/s.








Figure 2: Electron density at inversion Vgs=Vds=1.5V







Figure 3: Threshold voltage at higher drain voltages is lower.




Id vs Vg (@ Vds =50mV) for various gate lengths




ld Vs Vg for various Vgs





Id vs Vg (@ Vds =50mv) for various gate lengths





Id vs Vgs (@ Vds =1.5V) for various lengths














Figure 4: Reduction in leakage current, with increased gate oxide thickness.