

End-Semester Examination 2014-15
B. Tech. IV Semester (ECE+EE)

Course: Digital Electronics (EC-1402)

Zuration: 3 Hours

M. Marks: 60

Note: Answer all the Questions. Notations have their usual meaning. Assume any suitable data if required.

What is the basic difference between a Johnson counter and a Ring counter? How many states does a 4-bit Johnson counter have?

Design a sequence generator to generate the sequence ...1101011... (7)

2-(a) A company has four directors, namely A, B, C and D, and their corresponding percentage of shares in the company are 40,30,20 and 10 respectively. The directors are eligible to vote according to their percentage of shares (e.g. A can cast 40 votes; B can cast 30 votes and so on) in the board of directors meeting and two-third majority is required to pass any resolution. Design a combinational circuit to indicate whether a resolution is passed or not.

(b) Design a sequential circuit with J-K flip-flops to satisfy the following state equations:

$$A(t+1) = \overline{A}\overline{B}CD + \overline{A}\overline{B}C' + ACD + A\overline{C}\overline{D}$$

$$B(t+1) = \overline{A}C + C\overline{D} + \overline{A}B\overline{C}$$

$$C(t+1) = C$$

$$D(t+1) = \overline{B}$$

$$(7)$$

(3) Using the conversion method, convert an S-R flip-flop to a J-K flip-flop.

(b) A combinational circuit is defined by the functions:

$$F_{1}(A,B,C) = \Sigma(3,5,6,7)$$

$$F_{2}(A,B,C) = \Sigma(0,2,4,7)$$
(7)

Implement the circuit with a PLA having three inputs, four product terms, and two outputs.

4.(a) What is the basic difference between ROM and PLA? Draw the logic construction of a (1+2)

(b) Design a counter with the following bin ry sequence: 0, 4, 2, 1, 6 and repeat. Use J-K flip-

(3) What is race around problem? How can we avoid this problem?

Draw the circuit of an IC DTL gate and explain its operation. (7)

6.(a) Realize the following function using a 4×1 Multiplexer and external logic gates. Connect variables A and B to the select lines s_1 and s_9 respectively. (3)

$$F(A, B, C, D) = \sum (0.2, 4, 6, 8, 12, 14).$$

(b) Design a clocked sequential circuit for the state diagram shown below. Use J-K flip-flops. (7)



