

# PRAKHAR DIWAN

[✉ prakhardiwani0508@gmail.com](mailto:prakhardiwani0508@gmail.com) [LinkedIn](https://linkedin.com/in/prakhardiwani) [GitHub](https://prakhardiwani.github.io)

## Education

<b>Indian Institute of Technology Bombay</b> <i>Dual Degree (Bachelors &amp; Masters of Technology) in Electrical Engineering</i>	<b>Jul '18 - Aug '23</b> <b>CPI: 9.61/10</b>
--	---

- Ranked **3<sup>rd</sup>** among **78** Dual Degree students in Electrical Engineering Department
- Awarded **Institute Academic Prize**, awarded to the top two students from each department
- Received a **Minor** degree in **Computer Science & Engineering**
- Selected for a fully-funded **Mitacs Globalink** research internship at **École Polytechnique de Montréal, Canada**
- Granted the **DAAD-WISE** Scholarship for research work at **University of Tübingen, Germany**
- Among **16 out of 1000+** students granted **branch change** to Electrical Engineering Department
- Secured an All India Rank **540** in **JEE-Main** and **99.69** percentile in **JEE-Advanced** among **2.3 Lakh** candidates

## Publications

<b>Lichen: Leveraging Coupled Heterogeneity</b> <i>38th International Conference on VLSI Design and 24th International Conference on Embedded Systems (VLSID 2025)</i>	<b>Best Paper Award Nominee</b>
---	---------------------------------

<b>HIDC: Heterogeneous-ISA Dynamic Core</b> <i>26th IEEE International Conference on High Performance Computing &amp; Communications (HPCC 2024)</i>
---

<b>MIST: Many-ISA Scheduling Technique for Heterogeneous-ISA Architectures</b> <i>37th International Conference on VLSI Design and 23rd International Conference on Embedded Systems (VLSID 2024)</i>
--

## Research Experience

<b>Heterogeneous-ISA Polymorphic Architectures for Energy Efficiency</b> <i>Guide: Prof. Virendra Singh, Electrical Engineering, IIT Bombay</i>	<b>Jun '22 - Jul '23</b> <i>Masters Thesis</i>
<ul style="list-style-type: none"><li>Conducted detailed literature survey on <b>heterogeneous</b> and <b>reconfigurable</b> multicore architectures</li><li>Analysed PPA impact of ISA and microarchitectural heterogeneity using <b>Gem5</b> simulator and <b>McPAT</b></li><li>Devised morphing and migration methods to leverage diversity in <b>ISA</b> (ARM &amp; x86) and <b>execution semantics</b></li><li>Achieved <b>50%</b> reduction in energy delay product over <b>heterogeneous-ISA CMP</b> for <b>SPEC</b> benchmarks</li></ul>	

<b>Increasing Energy Efficiency of 1D CNN Accelerator</b> <i>Guide: Prof. Oliver Bringmann, Computer Science, University of Tübingen</i>	<b>May '21 - Aug '21</b> <i>Research Internship</i>
<ul style="list-style-type: none"><li>Implemented intra-inference controller for power gating memory macros in <b>SystemVerilog</b></li><li>Achieved <b>16.25%</b> reduction in power consumption by use of <b>computational sprinting</b> on accelerator</li><li>Developed a <b>Huffman encoder</b> in <b>Python</b> for weight compression and neural network training framework</li><li>Designed a <b>scalable Huffman decoder</b> for encoded weights stored in memory with compression rate of <b>16.67%</b></li></ul>	

<b>Software Model for IITB-AI/ML Accelerator</b> <i>Guide: Prof. Madhav P. Desai, Electrical Engineering, IIT Bombay</i>	<b>May '21 - Oct '21</b> <i>Research Project</i>
<ul style="list-style-type: none"><li>Collaborated on developing a model for hardware accelerator in <b>C</b> for high-level synthesis (<b>HLS</b>) and verification</li><li>Integrated point-wise unary operators in model with support for various data types and tensor configurations</li></ul>	

<b>Non-invasive Extraction of Body Vitals   Epocare, Mumbai</b> <i>Awarded recommendation letter from CEO Deepak Kumar for outstanding contribution</i>	<b>May '20 - Jul '20</b> <i>R&amp;D Internship</i>
<ul style="list-style-type: none"><li>Analysed and implemented core image processing algorithms in <b>MATLAB</b> for product's medical imaging platform</li><li>Developed a module to measure <b>SpO2</b>, <b>breathing</b> and <b>heart</b> rate based on <b>Sophia</b> method using RGB video of wrist</li></ul>	

<b>Automatic Image Segmentation</b> <i>Guide: Prof. Vikram Vishal, Earth Sciences, IIT Bombay</i>	<b>Oct '19 - Aug '20</b> <i>Research Project</i>
<ul style="list-style-type: none"><li>Extracted 16 features for each pixel of SEM images for classification into 4 classes of materials</li><li>Created the image data set for training and testing segmentation model by precise labelling of pixels</li><li>Implemented Random Forest and a modified pre-trained U-Net model for the segmentation task</li></ul>	

## Technical Skills & Interests

**HDLs & Programming:** Verilog, SystemVerilog, C/C++, Python, MATLAB, L<sup>A</sup>T<sub>E</sub>X, Assembly, Embedded C  
**Interests:** Digital Design, Computer Architecture, Machine Learning, Quantum Computing

## Professional Experience

---

### Texas Instruments India

#### Senior Digital Design Engineer

Feb '25 - Present

- Owned digital calibration and correction systems for three **high-speed ADCs** with diverse analog architectures
- Mentored junior engineers on RTL design and verification workflows, strengthening team capabilities
- Partnered with cross-functional analog, firmware and lab teams to drive device closure across multiple products

#### Digital Design Engineer

Aug '23 - Jan '25

- Designed datapath blocks and feedback loops in **SystemVerilog** to maintain ADC SNR across PVT corners
- Integrated ARM Cortex R5 core into calibration system to estimate and apply corrections for optimal ADC performance
- Utilized **cocotb** to rapidly build fully automated and regrssable tests in **Python**, accelerating verification cycles
- Collaborated with DFT and PD teams to drive synthesis and timing closure using Cadence **Genus** and **Tempus**
- Analysed power, performance and area tradeoffs for design approaches using Cadence **Joules** and **Voltus**

## Projects

---

### Neural Networks on FPGA for Image Classification

Jan '22 - May '22

- Designed an artificial neural network (ANN) with 2 hidden layers for classification on CIFAR-10 dataset
- Automated RTL generation for ANN from its description using **Python**-based **HLS** flow
- Performed simulation-based verification of the design by giving images as inputs through testbench

### Pipelined RISC Processor

Jan '21 - May '21

- Designed a **16-bit, 8-register, 5-stage pipelined RISC** processor based on a 15-instruction custom ISA
- Described the design using **Verilog**, synthesized it using **Intel Quartus** and verified the design using **ModelSim**
- Implemented data and control **hazard mitigation** unit and **data forwarding** unit for improving performance

### Matching Pairs Game on 8051 Microcontroller

Jan '21 - May '21

- Developed a **real-time** platform for matching pairs game (Concentration game) in **Embedded C** using  $\mu$ Vision IDE
- Generated pseudo-randomness for shuffling hidden numbers after each game using 4-bit linear feedback shift register
- Used **UART** to send input via keyboard to the 8051 micro-controller & displayed game state using LCD screen

### Matrix Vector Product Unit

Sep '20 - Dec '20

- Achieved **5.8x** overall speedup over baseline for matrix vector multiplier described in **Aa** (AHIR assembly) language
- Optimized the dot product module by applying **loop-unrolling** for partial products to reduce its latency
- Parallelized the computation of output vector elements by using **2** instantiations of the dot product module

### Hyperloop IITB | Technical Team Project

Oct '19 - Jul '20

- Part of Hyperloop IITB, a multi-disciplinary team of 50 students, involved in designing and building a **functioning** prototype pod for **SpaceX Hyperloop** pod competition
- Reached the final stage of Arizona State University's **Desert Hyperloop** Competition
- Implemented **sensor-fusion algorithm** for location estimation of the pod, utilizing IMUs and fiducial sensors
- Designed a basic model of **navigation system** in **Simulink** for the pod, crucial for safe braking

## Teaching & Leadership

---

### Graduate Teaching Assistant

Jul '22 - May '23

- Responsible for **managing logistics** and helping the professor in ensuring smooth functioning of the courses
- Assisting in evaluation of assignments, take-home exams, project and conducting tutorials for a batch of **90+** students

### Department Academic Mentor

Jun '20 - Jun '23

- Mentored **ten sophomores** on various aspects including their **academic** and **extra-curricular** pursuits at institute
- Acted as a point of contact to provide **guidance** and **support** during the online COVID semesters
- Contributed towards the **DAMP-blog** by writing course reviews, providing students deeper insight into courses

## Extracurriculars

---

- ◊ Completed **German A1 level** certification offered by **Goethe-Institut**, New Delhi, India.
- ◊ Learned about option pricing models through **FinSearch** program organized by **Finance Club**, IIT Bombay.
- ◊ Participated in **Quantum Computing** workshop organized by **IBM** and Institute Technical Council, IIT Bombay.
- ◊ Conducted beginner English teaching sessions for mess workers of Hostel 7 under **Adult Literacy Program** of NSS.
- ◊ Created educational videos of secondary level in Hindi to aid students under **Online Learning Initiative** of NSS.
- ◊ Successfully completed **Cyclothon**, a cycling marathon event organized by Techfest, IIT Bombay.