
# **Analog Circuits EE301**



Name: Prakhar Tripathi

Entry Number: 2022EEB1201

Submission Date: 9th Nov 2024


**Course Instructor**: Dr. Mahendra Sakare

## Aim:

To design Beta Multiplier, Cascode Current Mirror and Cascode Amplifier (in 180nm and 22 nm technology) in LtSpice and Magic.


# LtSpice Simulation:

The overall block diagram of cascode amplifier with other blocks:




## A) 180 nm Technology: Simulation


The following images show circuits made in LtSpice for Beta Multiplier, Cascode Current Mirror and Cascode Amplifier (180nm). W/L were set according to the given values in Beta Multiplier and Cascode Current Mirror. For Cascode Amplifier, this ratio was found by calculations shown in next section.



Beta Multiplier




Cascode Current Mirror




Cascode Amplifier


# Output The Simulation outputs obtained were:



Output Waveform



Vbias Values



Frequency Response

#### Calculations

The following calculations were done to find W/L ratio for Cascode Amplifier.


```
W Cataladions
             For Isonm
              For 180 mm
    Av = 20V/V 3 G= 4PF 1 Vnn= 1.8 V
    ULGE = 350.8.4A/2 3 Uplas = 7/12 4AV2
    UGB > SOOKH 2 : POWER dissipation < 5mW
     9 = 0.09 : VA = 0.5 V
Solution
 - Assuring frequency location of fall of 2 m Roy C
         fp = 2.7 MHZ
       2) 9.7×106 = 1
         Rout = 5898.27-2
   # gm = Av = 20 = 3.39×10-4
  Taking industrial 8td doep = 0.32
   To find you, let all mospets are
  working at edge of saturation.
    . VOV = Ver
  for mt.
  V = 0.1 ; V, = 0 ; Vov= 02.V
   Va 2 03 +VA
    NOS 0.80 (90
   Fan Ma Vo = 0-6V , V3 = 0-9V ; Vov2 0.2V
               Var = V61as g-Vg-VA
               0.3 = Voias -0.3-0.5
    V613 5 1.1V
```

Keno gm = unGrw x Vo 3.39 ×10-4 = 350.8 ×10-6 × ( w ) × (0.3) ( N) hmas = 3.99 It Now same In flow through all mosfets: To = & wp(ex ( W) x Vov (1+ aves) - Vov = Vos In = 1/2 uniox (w) x Vov (1+2V08) - 0 equality ( and (  $(\frac{W}{L})_{pmos} = \frac{3.39 \times 10^{-9}}{-36.6 \times 10^{-6}} = 9.522$ - Power dissipant = Vop x In = 1.8x 6.2 × 10-5) = 9.4× 10-5 < 5mW It four Voias2, Voiase, Vov=0.3V for m3; Vo=1.2V ; Vo=1.5 V IVasI-IVAI & Vas 1 Voice 2 - Vs 1 - 1-0,51 5 (0,31 1 Fon M4: Vp = 1.8V ; Vs = 1.8V V6108 > 1.4 V


for Nmos;  $L = 180 \, \text{nm}$ ;  $W = 180 \, \text{x} \, 3.22 \, \text{nm}$   $W = 579.6 \, \text{nm}$  W = 3.22For Pmos;  $L = 1.80 \, \text{nm}$ ;  $W = 180 \, \text{x} \, 3.522$   $W = 1713.6 \, \text{nm}$ 

# B) 22 nm Technology: Simulation


The following images show circuits made in LtSpice for Beta Multiplier, Cascode Current Mirror and Cascode Amplifier (22nm). W/L were set according to the given values in Beta Multiplier and Cascode Current Mirror. For Cascode Amplifier, this ratio was found by calculations shown in next section.



Beta Multiplier




Cascode Current Mirror




Cascode Amplifier

# <u>Output</u>


The Simulation outputs obtained were:



Output Waveform



Vbias Values



Frequency Response

#### **Calculations**

The following calculations were done to find W/L ratio for Cascode Amplifier.

For 22nm: Similar calculations.

Firm 
$$Av = 20V/V$$
;  $V_{PD} = 1.8V$ ;  $C_{c} = 4pF$ 

Assumed  $V_{VA} = 0.4V$ ;  $V_{PD} = 100.00 \, \text{M}^{2}V^{2}$ 
 $V_{P}Gx = SauA/V^{2}$ 


And foregueingy decaylor at foll  $dp = 0.30 \, \text{M}^{2}V^{2}$ 

And foregueingy decaylor at foll  $dp = 0.30 \, \text{M}^{2}V^{2}$ 
 $\Rightarrow Row = \frac{1}{2\pi ApC_{L}} = 58946.27 \, \text{L}$ 
 $\Rightarrow g_{M} = \frac{Av}{Row} = \frac{20}{58996.27} \, \text{L}^{2} = 3.39 \times 10^{-9}$ 
 $T_{D} = \frac{1}{2} \, \text{M}_{D}Gx \, \frac{W}{L} \, (\text{Vov})^{2}$ 


Usigng  $g_{M} = \text{M}_{D}Gx \, \frac{W}{L} \, \times \text{Vov}$ 
 $0.000399 = 100 \times 10^{-6} \times 10^{-6} \times 10^{-3} \times 10^{-3} \times 10^{-3}$ 
 $(\frac{W}{L})_{PMOS} = 11.309$ 
 $T_{D} = \frac{9}{2} \frac{1}{2} \times \frac{1}{2} \frac{1}{2$ 

# Magic Layout (for 180nm Technology):


The Layout is made using the W/L values calculated earlier.




Cascode Current Mirror



**OUTPUT OF CURRENT MIRROR** 



Cascode Amplifier



#### **Specifications:**

- Required gain = 20log(20) dB = 26.02dB. The Simulation gave a gain of 27.4 dB and 27.2 dB gain for 180nm and 22nm technology respectively.
- Power Dissipation should be less than 5mW. We obtain it as 0.094mW and 0.091mW for 180nm and 22nm technology for same Vdd applied respectively.
- Unity Gain Bandwidth (UGB) must be greater than 500KHz. We got UGB as 30.22 MHz and 210 MHz for 180nm and 22nm technology respectively.
- The frequency response of both simulations is of low pass filter. Thus all the required specifications are satisfied.

## Detailed comparison of 180nm and 22nm technology nodes:

- Power Consumption: In 22nm technology, both the biasing voltages (Vbias) and the currents
  required for operation are generally lower than those in 180nm technology. This reduced power
  requirement results in significantly lower power consumption for 22nm devices compared to
  those fabricated at 180nm. Lower power consumption is a major advantage, especially for
  applications where energy efficiency is a priority, such as in portable devices and large-scale data
  centers.
- Unity Gain Bandwidth and Cut-Off Frequency: The unity gain bandwidth, which is an indicator of
  how fast a transistor can operate, is notably higher in 22nm technology. This translates to a
  higher cut-off frequency in circuits designed with 22nm transistors, allowing them to switch at
  faster rates than those made with 180nm technology. This makes 22nm technology preferable for
  high-speed applications and circuits that require fast response times, such as in RF and highfrequency digital circuits.
- Device Density and Performance: 22nm MOSFETs are approximately eight times smaller than 180nm MOSFETs, enabling significantly higher transistor density on a single chip. This increased packing density allows for more complex and capable circuits within the same chip area, leading to improved performance in terms of processing power and functionality. For example, a processor with more cores or larger cache can be implemented within the same area, enhancing performance in applications ranging from mobile devices to servers.
- Challenges in Design and Cost Implications: Despite the performance benefits, 22nm technology
  presents increased challenges in layout design due to the smaller MOSFET sizes. Designing these
  layouts requires greater precision and often necessitates more advanced fabrication techniques,
  such as double-patterning lithography. These complexities can drive up the design and
  manufacturing costs, as well as require specialized design expertise. Additionally, small feature
  sizes can make devices more susceptible to variability, impacting yield and requiring additional
  process controls.

# **Analysis and Inferences**

- 1. **Gain**: Both technologies met the required gain value (26.02 dB), achieving practical values of 27.4 dB and 27.2 dB for 180nm and 22nm, respectively. This close alignment confirms the accuracy of the amplifier design.
- 2. **Power Dissipation**: Although the theoretical requirement was to stay below 5mW, the simulated values for power dissipation were much lower, with 0.098mW for 180nm and an even lower 0.091mW for 22nm technology. This indicates a strong efficiency for both designs, with the 22nm design being particularly power-efficient due to its smaller scale.

3. **Unity Gain Bandwidth (UGB)**: The theoretical UGB requirement (>500kHz) was easily surpassed in both designs, achieving practical values of 30.22 MHz for 180nm and 210 MHz for 22nm technology. This suggests superior high-frequency performance, particularly for the 22nm technology, which may be advantageous in high-speed applications.

#### **Conclusion:**

Thus we simulated Beta Multiplier, Cascode Current Mirror and Cascode Amplifier (for both 180nm and 22nm Technology) on LtSpice. The simulation results obtained were close to the theoretical ones and satisfied all the required performance specifications. We also designed the layout for Cascode Current Mirror and Cascode Amplifier on Magic (only for 180nm Technology).

Finally, we compared both 180nm and 22nm Technology based on LtSpice Simulation and Magic Layout.