

## Fixed Point Arithmetic : Addition & subtraction

In a Computer, the basic arithmetic operations are Addition & Subtraction.

Rule of Binary Addition is :

$$0+0 \leq 0$$

$$0000 \quad 0$$

$$0001 \quad 1$$

$$0010 \quad 2$$

$$0011 \quad 3$$

$$0100 \quad 4$$

$$0101 \quad 5$$

$$0110 \quad 6$$

$$0111 \quad 7$$

$$1000 \quad 8$$

$$1001 \quad 9$$

$$1010 \quad 10$$

$$1011 \quad 11$$

$$1100 \quad 12$$

$$1101 \quad 13$$

$$1110 \quad 14$$

$$1111 \quad 15$$

$$0+1 = 1$$

$$1+0 = 1$$

$$1+1 = 0 \text{ (carry 1)}$$

$$+ 1$$

$$\frac{}{10}$$

Examples of unsigned binary Addition are

$$0000 \quad 0000 \quad 1000 \quad 1108$$

$$0101 \quad 0101 \quad 0101 \quad 0101$$

$$0110 \quad 0101 \quad 1101 \quad \boxed{1}0001$$

$$0111 \quad 0111 \quad 1111 \quad 1111$$

$$1000 \quad 1000 \quad 1000 \quad 1000$$

$$1001 \quad 1001 \quad 1001 \quad 1001$$

$$1010 \quad 1010 \quad 1010 \quad 1010$$

$$1011 \quad 1011 \quad 1011 \quad 1011$$

$$1100 \quad 1100 \quad 1100 \quad 1100$$

$$1101 \quad 1101 \quad 1101 \quad 1101$$

$$1110 \quad 1110 \quad 1110 \quad 1110$$

$$1111 \quad 1111 \quad 1111 \quad 1111$$

Adder: The hardware circuit which executes this addition is called Adder. There are 2 types of Adders namely Half Adder & full Adder

(12) The Adder circuit characteristics are detailed by a circuit block symbol, a truth table, a circuit formula.


The Adder circuits are constructed from logic gates which satisfy the formula as per truth table. These are also called combinational logic.

The Half Adder (HA) has 2 inputs (A,B.) & two outputs (sum & carry).

The sum is XOR of input while

The carry is AND of input


HA block symbol



HA Truth Table

Inputs		Outputs	
A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

HA logic circuit




HA formula

$$\text{Sum } S = A \oplus B$$

$$\text{Carry } C = AB$$

A full Adder (FA) Also performs 1-bit Addition but taking 3 inputs ( $A, B, \& C_i$ ) & produces two outputs (sum & carry)


FA block symbol



FA Truth Table

Inputs		Outputs		
A	B	$C_{in}$	Sum	Carry
0	0	0	0	00
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



$$\begin{array}{r} \text{inputs} \\ 2 \\ + 2 \\ \hline \text{sum} \end{array} = 8$$




FA formula


$$S = A \oplus B \oplus C_i$$

$$C_{out} = AB + C_i(A+B)$$



- \* A ripple carry Adder is the simple form of a parallel Adder, where the carry-out of each Full Adder is connected to the carry-in of the next Full Adder.





- ⇒ An Adder is a digital circuit that performs addition of numbers.
- ⇒ A ripple carry Adder is constructed by cascading full Adder blocks in series.
- ⇒ The carryout of one stage is fed directly to the carry-in of the next stage.
- ⇒ This Adder is called a ripple carry adder because each carry bit gets rippled into the next stage.
- ⇒ Propagation delay is the time elapsed between the application of an input & occurrence of the corresponding output.

#### Ripple Carry Adder Applications : —

- ⇒ Used mostly in addition to n-bit input sequences.
- ⇒ Applicable in the digital signal processing & microprocessors.

#### Advantages

- ⇒ We can perform addition process for n-bit sequences to get Accurate Results.
- ⇒ Designing of this Adder is not a complex process.
- ⇒ It is an alternative for when Half & Full Adders do not perform the addition operation when the input Bit sequences are large.
- ⇒ Circuits gives o/p with Delay won't be preferable

This can be overcome by a carry look-ahead Adder circuit.

Limitations Ripple Carry Adder does not Allow to use all the full Adders simultaneously. Each full Adder has to wait until the carry bit becomes available from its adjacent full adder. This increases the propagation time.

Logic gates are the basic building blocks of any digital system. It is an electronic circuit having one or more input than one input & only one output used to carry out logical operations on single or multiple binary inputs & give one binary output. logic gates are the electronic circuits in a digital system.

Name	Graphic Symbol	Algebraic Truth Table $f^n$	mode of op <sup>ns</sup>															
AND		$x = A \cdot B$ or $x = AB$	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>x</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> </tr> </tbody> </table>	A	B	x	0	0	0	0	1	0	1	0	0	1	1	1
A	B	x																
0	0	0																
0	1	0																
1	0	0																
1	1	1																

OR		$x = A + B$	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>x</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> </tr> </tbody> </table>	A	B	x	0	0	0	0	1	1	1	0	1	1	1	1
A	B	x																
0	0	0																
0	1	1																
1	0	1																
1	1	1																

NOT (Inverter)		$A \rightarrow x$	<table border="1"> <thead> <tr> <th>A</th> <th>x</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> </tr> </tbody> </table>	A	x	0	1	1	0
A	x								
0	1								
1	0								

The NAND gate combines the logic of an AND gate & a NOT gate, it produces the inverse of the output of an AND gate

NOT  
AND

NAND




$$x = (AB)^I$$

A	B	x
0	0	1
0	1	1
1	0	1
1	1	0

NOT  
OR

NOR




$$x = (A+B)^I$$

A	B	x
0	0	1
0	1	0
1	0	0
1	1	0

Exclusive-OR

(XOR)



$$x = A \oplus B$$

or

A	B	x
0	0	0

$$x = A^I B + AB^I$$


$$1 \times 1 + 0 \cdot 0 = 1$$

$$0 \cdot 1 + 1 \cdot 1 = 1$$

$$0 \cdot 1 + 1 \cdot 0 = 0$$

A	B	x
0	1	1
1	0	1
1	1	0

NOT XOR XNOR



$$x = \overline{A \oplus B}$$

A	B	x
0	0	1
0	1	0
1	0	0

Analyze: Compare: justify = prof.

- ① Write a short Note on Ripple Carry Adder.
- ② Explain Carry Look Ahead Adder.
- ③ Explain How implementation of unsigned Binary Multiplication.
- ④ Solve  $7 \times 3$  using Booth Algorithm.
- ⑤ Explain <sup>division</sup> Restoring with example
- ⑥ Explain non-restoring technique for Division with example.

A  
B  
C

$$2^3 = 8$$

A B

O

O

O

O

O

O

## UNIT II

- Full Adder, Ripple Carry Adder, Carry Look Ahead Adder
- Multiplication - shift - Add, Booth's Multiplier
- Carry save Multiplier, H/W Implementation of Integer Multiplication
- Division, Restoring & Non Restoring Techniques, Floating Point Arithmetic

## Unit I : Functional Blocks of a Computer & Data Representation.

- ⇒ Computer Architecture & Organization, Computer components CPU, Memory, Input-Output Subsystems, Control unit, Interconnection structures & Bus Interconnection
- Signed Number Representation, Fixed & Floating point Representation, IEEE 754 format,
- Character Representation, Number Conversion
- Self-study - Top level view of computer system

## UNIT III Memory System design

Memory Interleaving, Concept of Hierarchical Memory Organization, Cache Memory, Cache Size Vs Block size, Mapping Functions, Replacement Algorithms, Write Policies, Semiconductor Memory Technologies, Memory Organization, self-study : RAID.

### I

- 1) Ripple carry Adder, Carry look Ahead,
- 2) shift - Add & Booth.
- 3) Division Restoring & Non-Restoring.
- 4) H/W Implementation of unsigned Binary Multiplication.

### II] Memory Interleaving, Memory Hierarchy.



3 Mapping fns, 3 Replacement.

Memory Types.

Cache write policies

# Flowchart For Unsigned Binary Multiplication

using shift



Product  
in A, Q

# No. of Additions -

required 1's in multiplication

classmate

Date \_\_\_\_\_

Page \_\_\_\_\_

$$\begin{array}{r}
 1011 \text{ M} \\
 \times 110 \text{ Multiplier (13 dec)} \\
 \hline
 1011 \\
 0000+ \\
 1011++ \\
 \hline
 1011+++
 \end{array}$$

$16 \text{ } n \times n = 2n$

3

product (143)

$$\begin{aligned}
 & 2^7 + 2^3 + 2^2 + 2^1 + 2^0 \\
 & = 128 + 8 + 4 + 2 + 1 = 143
 \end{aligned}$$

, ,  $n = \text{no. of bits}$  Q

Right shift

C	A	Q	M	
0	0000	110	1011	Initial values

$\frac{0000}{1011}$	0	1011	110	1011	Add $A \rightarrow A + M$ ?
	0	0101	1110	1011	shift C, A, Q ] cycle

$\frac{0010}{1011}$	0	0010	111	1011	shift C, A, Q } second cycle
	0	1101	1111	1011	Add $A \rightarrow A + M$ ? third cycle

$\frac{0110}{1011}$	0	0110	1111	1011	shift C, A, Q ] cycle
	0	0001	1111	1011	Add $A \rightarrow A + M$ ? fourth cycle

$\frac{0001}{1011}$	0	0001	1111	1011	Add $A \rightarrow A + M$ ? fourth cycle
	0	1000	1111	1011	shift C, A, Q ] cycle

product (Result)

$$\begin{aligned}
 & 2^7 + 2^6 + 2^5 + 2^4 + 2^3 + 2^2 + 2^1 + 2^0 \\
 & = 128 + 64 + 32 + 16 + 8 + 4 + 2 + 1
 \end{aligned}$$

$$\begin{array}{r}
 128 \\
 \hline
 256
 \end{array}$$

$$256 + 128 + 64 + 32 + 16 + 8 + 4 + 2 + 1$$

$$\begin{aligned}
 & 128 + 64 + 32 + 16 + 8 + 4 + 2 + 1 \\
 & = 128 + 31
 \end{aligned}$$

$$\begin{array}{r}
 1010 \quad (10 \text{ dec}) \quad M \\
 \times 0010 \quad (2 \text{ dec}) \\
 \hline
 0000 \\
 1010+ \\
 0000++ \\
 \hline
 0000++ \\
 0010100 \\
 2^4 \quad 2^2 \quad 2 \quad 16 + 4 = 20
 \end{array}$$

C A Q M

0 0000 0010 1010 Initial

0000 0 0000 0001 1010 shift } 1<sup>st</sup> cycle

1010

0 1010 0001 1010 Add } 2<sup>nd</sup> cycle

0 0101 0000 1010 shift


0 0010 1000 1010 shift } 3<sup>rd</sup> cycle

0 0001 0100 1010 shift } 4<sup>th</sup> cycle



## Carry Look Ahead Adder

- ⇒ Disadvantage of Ripple carry Adder is overcome by carry look Ahead Adder.
- ⇒ Carry Propagation Delay is in R.C.A. wait time for access the carry & make the sum.
- ⇒ The carry look Ahead Adder calculates one or more carry bits before the sum which reduces the wait time.
- ⇒ CLA is the faster circuit in performing binary addition by using the concepts of carry generate & Carry Propagate.
- ⇒ A CLA is termed as the successor of a ripple carry Adder.
- ⇒ A CLA circuit minimizes the propagation delay time.



- ⇒ In this Adder, the carry input at any stage of the adder is independent of the carry bits generated at the independent stages.
- ⇒ Here the output of any stage is dependant only on the bits which are added in the previous stages & the carry input provided at the beginning stage.
- ⇒ Hence the circuit at any stage does not have to wait for the generation of carry-bit from the previous stage & carry bit can be evaluated at any instant of time.

### Truth Table of CLA Adder

- ⇒ For deriving the truth table of this Adder. 2 new terms are introduced. — carry generate & carry propagate
- ⇒ Carry generate  $G_i = 1$  whenever there is a carry  $C_{i+1}$  generated. It depends on  $A_i$  &  $B_i$  inputs.  $G_i$  is 1 when both  $A_i$  &  $B_i$  are 1.  
Hence,  $G_i$  is calculated as  $G_i = A_i B_i$
- ⇒ Carry propagated  $P_i$  is associated with the propagation of carry from  $C_i$  to  $C_{i+1}$ .  
It is calculated as  $P_i = A \oplus B$

The truth table of this adder can be derived from modifying the truth table of a full Adder.

Using  $G_i$  &  $P_i$  terms the sum  $S_i$  + carry  $C_i$  are given as below —

$$S_i = P_i \oplus G_i \times$$

$$C_{i+1} = C_i P_i + G_i$$

Therefore the carry bits  $C_1, C_2, C_3$  &  $C_4$  can be calculated as

when  $i=0$

$$C_1 = C_0 \cdot P_0 + G_1 \quad C_1 = C_0 \cdot P_0 + G_1$$

$$C_2 = C_1 \cdot P_1 + G_1 = (C_0 \cdot P_0 + G_1) \cdot P_1 + G_1$$

$$C_3 = C_2 \cdot P_2 + G_2 = (C_1 \cdot P_1 + G_1) \cdot P_2 + G_2$$


$$\begin{aligned} C_4 &= C_3 \cdot P_3 + G_3 \\ &= C_0 \cdot P_0 \cdot P_1 \cdot P_2 \cdot P_3 + P_3 \cdot P_2 \cdot P_1 \cdot G_0 + P_3 \cdot P_2 \cdot G_1 \\ &\quad + G_2 \cdot P_3 + G_3 \end{aligned}$$

It can be observed from the equations that carry  $C_{i+1}$  only depends on carry  $C_0$ , not on the intermediate carry bits.

A	B	$C_i$	$C_{i+1}$	Condition
$G_1$	$P$			
$C_0 = A \cdot B + A \oplus B \cdot 0$	0	0	0	No carry generate
↓	0	0	0	
carry	0	1	0	
gen	0	0	0	
propagate	0	1	1	No carry propagate
↓	0	0	0	
0	0	1	1	
1	0	0	0	
$C_0 = G_1 + PC_{in}$	1	0	1	carry generate
↓	1	1	0	
1	1	0	1	
1	1	1	1	

$$\begin{aligned} &C_0 \cdot P_0 + G_1 \cdot (P_1) + G_1 \cdot P_2 + G_2 \cdot P_3 + \\ &(C_0 \cdot P_0 \cdot P_1 - (C_1 \cdot P_1 \cdot P_2 + G_1 \cdot P_2 + G_2 \cdot P_3)) \cdot P_3 \\ &C_1 \cdot P_1 \cdot P_2 \cdot P_3 + P_2 \cdot G_1 \cdot P_3 + G_2 \cdot P_3 \end{aligned}$$

$$(C_0 \cdot P_0 + G_1) \cdot C_1 \cdot P_1 \cdot P_2 \cdot P_3 + G_1 \cdot P_2 \cdot P_3 + G_2 \cdot P_3$$




$$G = A_i + B_i \quad G_i = A_i \cdot B_i$$

$$P_i = \text{?}$$

$$P_i = A_i \oplus B_i$$

$$S_i = P_i \oplus G_i$$

$$C_{i+1} = G_i + P_i \cdot C_i$$




4-bit Carry look Ahead generator

CP CG

(H12 Implement)

\* Booth's Algorithm for 2's complement Multiplication



Booth's Multiplication Algorithm is a multiplication algorithm that multiplies two signed binary numbers in 2's complement notation.

What will be the value obtained after multiplication of  $-2 \times -3$  using Booth's Algorithm? Justify your answer.

~~-7~~      ~~1~~  
~~-3~~      ~~21~~

Remember Arithmetic  
shift right

classmate

Date \_\_\_\_\_

Page \_\_\_\_\_

Example of Booth's Algorithm

Binary Subtraction

e.g.

$$\begin{array}{r}
 \cancel{-} \quad \cancel{+} \\
 \begin{array}{r}
 0 - 0 = 0 \\
 0 - 1 = 1 \text{ (Borrow)} \\
 1 - 0 = 1 \\
 1 - 1 = 0
 \end{array}
 \end{array}$$

$$\begin{array}{r}
 1000_{(12)} \\
 - 0111_{(07)} \\
 \hline
 0101_{(05)}
 \end{array}$$

$$\begin{array}{r}
 3 = 0011 \\
 1100 \\
 + 1 \\
 \hline
 1101
 \end{array}
 \quad
 \begin{array}{r}
 1111: (15) \\
 0100: (04) \\
 \hline
 1011: (11)
 \end{array}
 \quad
 Q = 110$$

$Q_3 Q_2 Q_1 Q_0 | Q-1$

$$\begin{array}{r}
 7 = 0111 \\
 \times -3 \\
 \hline
 -21
 \end{array}
 \quad
 \begin{array}{r}
 A \quad Q \quad Q-1 \quad M \\
 0000 \quad 1101 \quad 0 \quad 0111
 \end{array}
 \quad
 \text{Initial value}$$

$$\begin{array}{r}
 3 = 0011 \\
 1100 \\
 + 1 \\
 \hline
 -3 \quad 1101
 \end{array}
 \quad
 \begin{array}{r}
 1001 \quad 1101 \quad 0 \quad 0111 \quad A \leftarrow A - M = 0111 \\
 \hline
 1100 \quad 1100 \quad 1 \quad 0111 \quad \text{shift } 01001
 \end{array}$$

$$\begin{array}{r}
 0010 \\
 + 1 \\
 \hline
 0011
 \end{array}
 \quad
 \begin{array}{r}
 0011 \quad 1110 \quad 1 \quad 0111 \quad A \leftarrow A + M = 1100 \\
 \hline
 0001 \quad 1111 \quad 0 \quad 0111 \quad \text{shift } 0001
 \end{array}$$

$$\begin{array}{r}
 1010 \quad 1111 \quad 0 \quad 0111 \quad A \leftarrow A - M = 0001 \\
 \hline
 1101 \quad 0111 \quad 1 \quad 0111 \quad \text{shift } 0111 \\
 \hline
 1101
 \end{array}$$

$$\begin{array}{r}
 7 \\
 \times -3 \\
 \hline
 -21
 \end{array}
 \quad
 \begin{array}{r}
 1110 \quad 1011 \quad 1 \quad 0111 \quad \text{shift } 0000 \\
 \hline
 1001 \quad 0100 \quad 1 \quad 0111 \quad 0000
 \end{array}$$

$$\begin{array}{r}
 10010101 \\
 2^6 2^5 2^4 2^3 2^2 2^1 2^0 \\
 \hline
 16 + 4 + 1 = -21
 \end{array}
 \quad
 \begin{array}{r}
 16 \quad 8 \quad 4 \quad 2 \quad 1 \\
 0000000000000000 \\
 \hline
 1111111111111111
 \end{array}$$

# \* Restoring Division Algorithm (Diagram) H10

Input:

M - Positive divisor (n-bit) (3)

Q - positive dividend (n-bit) (7)

Output

Q - Quotient

A - Remainder

Begin

- A  $\leftarrow$  0

- Do n times

- shift A & Q left one binary position

- A  $\leftarrow$  A - M

- If sign of A is 1

- $q_0 \leftarrow 0$  & A  $\leftarrow A + M$  (Restore A)

- Else

- $q_0 \leftarrow 1$

- End

A      Q      M = 0011 (3)

Initial value

shift

subtraction

1<sup>st</sup> cycle

$$\begin{array}{r}
 0000 \\
 -10011 \\
 \hline
 1101
 \end{array}$$

$$\begin{array}{r}
 0000 \\
 -1110 \\
 \hline
 0000
 \end{array}$$

shift

subtraction

2<sup>nd</sup> cycle

$$\begin{array}{r}
 0001 \\
 -0011 \\
 \hline
 1100
 \end{array}$$

$$\begin{array}{r}
 0011 \\
 -0000 \\
 \hline
 0001
 \end{array}$$

shift

subtraction

set  $q_0 = 1$

3<sup>rd</sup> cycle

$$\begin{array}{r} \underline{\underline{2}} \\ 3 \overline{) 7} \\ \underline{\underline{6}} \\ 1 \end{array}$$

classmate  
Date \_\_\_\_\_  
Page \_\_\_\_\_

A              Q  
 0001      0010      shift      }  
 1110           subtract      } 4<sup>th</sup> cycle  
 Remainder 0001      0010      Restore  
 Quotient

Non-Restoring:

$$\begin{array}{r} 10 \mid 3 \\ 3 \overline{) 10} - 9 \\ \underline{-9} \\ M \quad 1 \end{array}$$

A              Q      Initial value  
 0000      1010      M = 3 = 0011  
 Q = 10 = 1010

0001      010-      shift  
 1010      A  $\leftarrow$  A - M      - 0001  
 1010      q<sub>0</sub> = 0      0001  
 1010

1110      101-      shift  
 0001      A  $\leftarrow$  A + M      + 1110  
 0001      q<sub>0</sub> = 0      0001

0011      011-      shift  
 0011      A  $\leftarrow$  A - M      - 0011  
 0011      q<sub>0</sub> = 0      0000

23/3/22      6, 7, 18, 19, 21, 26, 27, 28, 33, 34, 36, 39, 40, 41, 43, 44, 48  
 49, 51, 52, 58, 59, 60, 62, 63, 64, 69.

## Binary Non-Restoring Division Algo. for Unsigned Integer.

Input

$M$  - positive divisor (n-bit)

$Q$  - positive dividend (n-bit)

Output

$Q = \text{Quotient}$

$A = \text{Remainder}$

Begin

- $A \leftarrow 0$

- Do n times

- If the sign of  $A$  is 0

shift  $A$  &  $Q$  left one bit position &  $A \leftarrow A-M$

else

shift  $A$  &  $Q$  left one bit position &  $A \leftarrow A+M$

- If sign of  $A$  is 0

•  $q_0 \leftarrow 1$

Else

•  $q_0 \leftarrow 0$

- If sign of  $A$  is 1

•  $A \leftarrow A+M$

End

$$10 \mid 3 \quad \begin{array}{r} 3 \\ 3) \overline{10} \\ -9 \\ \hline 1 \end{array} \quad M = 3 = 0011 \quad Q = 10 = 1010$$

$$\begin{array}{l} A \\ 0000 \\ \hline Q \\ 1010 \end{array} \quad \text{Initial.}$$

0001

010

shift

1110

1110

0100

 $A \leftarrow A - M$ 

$$\begin{array}{r} 0001 \\ -0011 \\ \hline 1110 \end{array}$$

 $q_0 = 0$ 

1100

100

shift

0001

1111 0001

1001

 $A \leftarrow A + M$ 

$$\begin{array}{r} 1100 \\ +0011 \\ \hline 1101 \end{array}$$

 $q_0 = 1$ 

0011

001

shift

 $A \leftarrow A - M$ 

$$\begin{array}{r} 0011 \\ -001 \\ \hline 0010 \end{array}$$

A

0000

Q

1010

initial.

0001

010

shift

1110

0100

 $A \leftarrow A - M$ 

$$\begin{array}{r} 0001 \\ -0011 \\ \hline 1110 \end{array}$$

 $q_0 = 0$ 

1100

100

shift

1111

M+1000

 $A \leftarrow A + M$ 

$$\begin{array}{r} 1100 \\ +0011 \\ \hline 1111 \end{array}$$

 $q_0 = 0$ 

1111

000

shift

0010

0001

 $A \leftarrow A + M$ 

$$\begin{array}{r} 1111 \\ +0011 \\ \hline 0000 \end{array}$$

 $q_0 = 1$ 

0010

001

shift

0100

001

 $A \leftarrow A - M$ 

$$\begin{array}{r} 0100 \\ -0011 \\ \hline 0001 \end{array}$$

 $q_0 = 1$ 

0001

0011

shift

0001


0011

 $A \leftarrow A - M$ 

$$\begin{array}{r} 0100 \\ -0011 \\ \hline 0001 \end{array}$$

 $q_0 = 1$

## \* Hardwired Implementation of Unsigned Binary Multiplication



Block Diagram

- ⇒ The Multiplier & multiplicand are loaded into 2 registers ( $Q$  &  $M$ )
  - ⇒ A third register, the A Register, is also needed & is initially set to 0
  - ⇒ There is also a 1 bit C register, initialized to 0 which holds a potential carry bit resulting from addition
- The operation of the Multiplier is as follows
- ⇒ Control logic Reads the bits of the multiplier one at a time
  - ⇒ If  $Q_0$  is 1, then Multiplicand is Added to the A register & the Result is stored in the A register, with the C bit used for overflow.
  - ⇒ Then all of the bits of the C,A,& Q registers are shifted to the right one bit

⇒ If  $g_0$  is 0, then no addition is performed just the shift.

⇒ This process is Repeated for each bit of the original multiplier.

⇒ The Resulting 2-bit product is contained in the A & Q Registers.

-1	= 0010 1101	A	Q	$g_0$	M
+1	<del>0000</del> 1110	0000 1101	0	1110	
	<del>0010</del> 0001	0010 0110	0	1110 A ← M	<del>0001</del>
-3	<del>0011</del> 1100	0011 0110	1	1110 shift	<del>0001</del>
+1	<del>1111</del> 1101	0110	1	1110 A ← M	0001
	<del>1111</del> 1101	1011	0	1110 shift	1110
-2	<u><math>\times -3</math></u>	0001 0000	1011 1101	0	1110 A ← M
		0000 0000	0110 1101	1	1110 shift 1110
		0 000 0110		1	1110 shift
				↓	
				6	

$$1110 = -2 \quad M = \text{Multiplicand}$$

$$1101 = \times -3 \quad Q = \text{Multiplier}$$