Parallel Computing with GPUs

GPU Architectures Part 1 - Introduction to GPUs



Dr Paul Richmond
http://paulrichmond.shef.ac.uk/teaching/COM4521/



Latency vs. Throughput

- □ Latency: The time required to perform some action
 - ☐ Measure in units of time
- ☐ Throughput: The number of actions executed per unit of time
 - $oldsymbol{\square}$ Measured in units of what is produced
- ■E.g. An assembly line manufactures GPUs. It takes **6 hours** to manufacture a GPU but the assembly line can manufacture **100 GPUs per day**.



This Lecture (learning objectives)

- ☐Introduction to GPUs
 - □Compare latency with throughput and identify how this relates to CPU and GPU architectures
 - ☐ Identify examples from Flynn's taxonomy
 - ☐Classify the taxonomy of a GPU



CPU vs GPU

□CPU

- ☐ Latency oriented
- □Optimised for serial code performance
- ☐Good for single complex tasks


□GPU


- ☐ Throughput oriented
- ☐ Massively parallel architecture
- □Optimised for performing many similar tasks simultaneously (data parallel)




















SPMD and MPMD SPMD Multiple autonomous processors simultaneously executing a program on different data Program execution can have an independent path for each data point E.g. Message passing on distributed memory machines. MPMD Multiple autonomous processors simultaneously executing at least two independent programs. Typically client & host programming models fit this description. E.g. Sony PlayStation 3 SPU/PPU combination, Some system on chip configurations with CPU and GPUs







Parallel Computing with GPUs

GPU Architectures Part 2 - Programming GPUs



Dr Paul Richmond http://paulrichmond.shef.ac.uk/teaching/COM4521/



GPU Early History


- ☐ Hardware has evolved from the demand for increased quality of 3D computer graphics
- ☐ Initially specialised processors for each part of the graphics pipeline
- ☐ Vertices (points of triangles) and Fragments (potential pixels) can be manipulated in parallel
- ☐ The stages of the graphics pipeline became programmable in early 2000's
 - ■NVIDIA GeForce 3 and ATI Radeon 9700
 - □ DirectX 9.0 required programmable pixel and vertex shaders



This Lecture (learning objectives)

- ☐ Programming GPUs
 - ☐ Summarise history around the development of GPU programming techniques
 - □ Compare a range of approaches for GPU programming





GPGPU

- ☐ General Purpose computation on Graphics Hardware
 - ☐ First termed by Mark Harris (NVIDIA) in 2002
 - ☐ Recognised the use of GPUs for non graphics applications
- ☐ Requires mapping a problem into graphics concepts
 - □ Data into textures (images)
 - □Computation into shaders
- ☐ Later unified processors were used rather than fixed stages
 - □2006: GeForce 8 series





Unified Processors and CUDA

- ☐ Compute Unified Device Architecture (CUDA)
 - ☐ First released in 2006/7
- ☐ Targeted new bread of unified "streaming multiprocessors"
- □C like programming for GPUs
 - ☐ No computer graphics: General purpose programming model
 - ☐ Revolutionised GPU programming for general purpose use





CUDA Code

Hipify

HIP Code

NVCC

NVIDIA GPU

Directive based GPU programming

- ☐GPU Accelerated Directives (OpenACC)
 - ☐ Helps compiler auto generate code for the GPU
 - ☐Very similar to OpenMP
 - □ Pros: Performance portability, limited understanding of hardware required
 - ☐ Cons: Limited fine grained control of optimisation
- □OpenMP 4.0
 - ☐GPU offload for parallelism
 - $oldsymbol{\square}$ Pros: Platform and hardware independent, write once
 - $egin{array}{c} \Box \textit{Cons: Difficult to obtain high performance or use cutting edge features} \end{array}$


#pragma omp target data map (to: c[0:N], b[0:N]) map(tofrom: a[0:N]) #pragma omp target teams distribute parallel for for (j=0; j<N; j++){ a[j] = b[j] + scalar*c[j];




ROCm and HIP


- □Radeon Open Compute (ROCm)
 - □Platform and runtime for Gpu compute
 - □AMD open equivalent of CUDA
- ☐ Heterogeneous-Compute Interface for Portability (HIP)
 - □C++ interface
 - ☐One to one replacement for CUDA
 - ☐HIP source to source conversion tools
- ☐ Pros: Can run on AMD and NVIDIA GPU hardware
- ☐ Cons: Subset of the CUDA language, not truly performance portable










Summary Programming GPUs Summarise history around the development of GPU programming techniques Compare a range of approaches for GPU programming Next Lecture: NVIDIA Hardware Model



This Lecture (learning objectives) NVIDIA GPU Hardware Explain the NVIDIA hardware model and key terminology Compare the hardware variants and identify changing architectural characteristics Give examples of GPU usage at different system scales








Tesla Range Specifications

	"Kepler" K20	"Kepler" K40	"Maxwell" M40	Pascal P100	Volta V100	Ampere A100
32bit CUDA cores	2496	2880	3072	3584	5120	6912
Chip Variant	GK110	GK110B	GM200	GP100	GV100	GA100
Cores per SM	192	192	128	64	64	64
Single Precision Performance	3.52 Tflops	4.29 Tflops	7.0 Tflops	9.5 Tflops	15.4 Tflops	19.5 Tflops
Double Precision Performance	1.17 TFlops	1.43 Tflops	0.21 Tflops	4.7 Tflops	7.8Tflops	9.7 Tflops
Memory Bandwidth	208 GB/s	288 GB/s	288GB/s	720GB/s	900GB/s	1555 GB/s
Memory	5 GB	12 GB	12GB	12/16GB	16/32GB	40 GB



Fermi Family of Tesla GPUs




- □Chip partitioned into **Streaming Multiprocessors** (SMPs)
- □32 vector cores per SMP
- □ Not cache coherent. No communication possible across SMPs.



Kepler Family of Tesla GPUs

- **□**Streaming Multiprocessor Extreme (SMX)
- ☐ Huge increase in the number of cores per SMX ☐Smaller 28nm processes
- ☐Increased L2 Cache
- ☐ Cache coherency at L2 not at L1




Maxwell Family Tesla GPUs





- ☐Streaming Multiprocessor Module (SMM)
- □SMM Divided into 4 quadrants (GPC)
 □Each has own instruction buffer, registers and scheduler for each of the 32 vector cores
- ☐SMM has 90% performance of SMX at 2x energy efficiency
 - □128 cores vs. 192 in Kepler
 - ☐BUT small die space = more SMMs
- ■8x the L2 cache of Kepler (2MB)
- □20nm transistor size























GPU Workstation Server





