

# COM4506/6506: Testing and Verification in Safety Critical Systems

Dr Ramsay Taylor




## Contents

- Formality
- Process based Specifications
- State based Specifications
- Both?

## Formality


Various *Structured Documents* can be helpful as tools for human processes (e.g. Hazard Analysis).

Their *flexibility* can be a strength and a weakness...




## Not just algebra

Finite State Machines have *Formal Semantics*



Not just algebra [ok, this is mostly algebra, isn't it?]


Formal Semantics allow Formal Reasoning



Not just algebra [ok, this is mostly algebra, isn't it?]


Formal Reasoning allows *Formal Verification* (of **properties**, not **systems**!)

“Can we ever do *b* then *a*?”





(“*Model Checking*” is a more involved and exhaustive version of this sort of thing.)

Abstraction




Abstraction



# Process based Formal Specifications


CSP and CCS are *Process Algebras*, and they deal with *Communicating Systems*

$$coin.(wantChoc.\overline{choc}.0 + wantToffee.\overline{toffee}.0) \\ | \overline{coin}.wantToffee.toffee.0$$



# Process based Formal Specifications

Every symbol is *formally defined*



# Process based Formal Specifications

Process Algebras *abstract* the *actions*.

This is *good* if we want to work out whether things will happen *in some sequence* or if things will *deadlock*

This is *bad* if we care about the details of the operations.

**We can only verify properties over things that exist in the model.**

# State Specifications

Z, B, and bits of some others are *State Specifications*.

They define bits of system *State*

And then *operations* over this state.

$$BIT == \{0, 1\} \\ INT32 == \{0..2^{32}\} \\ REGNAMES == \{eax, ebx, ecx, edx, esp, ebp\}$$

$$\text{System} \begin{array}{l} memory : INT32 \rightarrow INT32 \\ registers : REGNAMES \rightarrow INT32 \\ ioports : INT32 \rightarrow INT32 \\ zf, cf, sf : BIT \end{array}$$

$$\Delta \text{ System} \begin{array}{l} mov_{LIT\#SRC, REG\#TGT} \\ registers' = registers \oplus TGT \mapsto SRC \\ memory' = memory \end{array}$$

# Can I do both Process and State specifications

