### Parallel Computing with GPUs

### Performance Part 1 - Memory Coalescing



Dr Paul Richmond
http://paulrichmond.shef.ac.uk/teaching/COM4521/



### Coalesced Global Memory Access

- ☐ When memory is loaded/stored from global memory to L2 (and L1) it is moved in cache lines
  - ☐ If threads within a warp access global memory in irregular patterns this can cause increased movement (transactions) of data
- □Coalesced access is where sequential threads in a warp access sequentially adjacent 4 byte words (e.g. float or int values).
  - ☐ Having coalesced access will reduce the number of cache lines moved and increase memory performance
  - ☐ This is one of the most important performance considerations of GPU memory usage!




### This Lecture (learning objectives)

- ☐ Memory Coalescing
  - □ Explain the process of memory moving via cache lines
  - ☐ Analyse the performance implications of strided access patterns
  - □Classify use cases of memory access with respect to performance





### Use of Memory Cache Levels





- ☐L1 Cache
  - □128B wide cache line transactions
  - ☐ Normally used for thread local variables
  - ☐ Can also be used for global loads (via read-only cache method from previous lecture)
  - ■Some hardware has L1 cache for all memory reads
    - ☐ Always via L2 cache first
    - ☐ Compute **3.5**, 3.7 or 5.2 have opt in global L1 caching
    - ☐ Early Maxwell (Compute 5.0 cant opt in for L1 global loads)
- ☐L2 Cache
  - ■32B wide cache line transactions
  - □All global and local memory pass through












### L2 Strided Memory Access

```
__global__ void copy(float *odata, float* idata)
   int xid = (blockIdx.x * blockDim.x + threadIdx.x) * STRIDE;
   odata[xid] = idata[xid];
}
```


☐ How many cache lines transactions for warp if STRIDE = 2?



### Degradation in Strided Access Performance








### Array of Structures vs Structures of Arrays

☐ Array of Structures (AoS)

□Common method to store groups of data (e.g. points)

```
struct point {
  float x, y, z;
};
  _device__ struct point d_points[N];
  _global__ void manipulate_points()
{
  float x = d_points[blockIdx.x*blockDim.x + threadIdx.x].x;
  float y = d_points[blockIdx.x*blockDim.x + threadIdx.x].y;
  float z = d_points[blockIdx.x*blockDim.x + threadIdx.x].z;
  func(x, y, z);
}
```

Is this a good kernel?



### Array of Structures vs Structures of Arrays

- ☐ Array of Structures (AoS)
  - ☐ Common method to store groups of data (e.g. points)


```
struct point {
   float x, y, z;
};
__device__ struct point d_points[N];

__global__ void manipulate_points()
{
   float x = d_points[blockIdx.x*blockDim.x + threadIdx.x].x;
   float y = d_points[blockIdx.x*blockDim.x + threadIdx.x].y;
   float z = d_points[blockIdx.x*blockDim.x + threadIdx.x].z;

   func(x, y, z);
}
```









### Summary

- ☐ Memory Coalescing
  - □ Explain the process of memory moving via cache lines
  - ☐ Analyse the performance implications of strided access patterns
  - ☐Classify use cases of memory access with respect to performance

■ Next Lecture: The L1 Cache (and more on Coalescing)



### Array of Structures vs Structures of Arrays

☐ An Alternative: Structure of Arrays (SoA)

```
struct points {
   float x[N], y[N], z[N];
};

__device__ struct points d_points;

__global__ void manipulate_points()
{
   float x = d_points.x[blockIdx.x*blockDim.x + threadIdx.x];
   float y = d_points.y[blockIdx.x*blockDim.x + threadIdx.x];
   float z = d_points.z[blockIdx.x*blockDim.x + threadIdx.x];
   func(x, y, z);
}
```



100% effective memory bandwidth











### Parallel Computing with GPUs


Performance
Part 2 - L1 Cache





Dr Paul Richmond http://paulrichmond.shef.ac.uk/teaching/COM4521/





# This Lecture (learning objectives) The L1 Cache Describe how to enable global L1 caching Analyse the performance implications of example access patterns












### Summary ☐ The L1 Cache ☐ Describe how to enable global L1 caching ☐ Analyse the performance implications of example access patterns


☐ Next Lecture: Occupancy

### Parallel Computing with GPUs Performance Part 3 - Occupancy The University Of Sheffield. Dr Paul Richmond http://paulrichmond.shef.ac.uk/teaching/COM4521/

# This Lecture (learning objectives) Occupancy Define occupancy as a metric of resource utilisation Explain the implications of occupancy on performance Demonstrate methods to maximise occupancy Examine the impact of thread block size on occupancy and performance

### Occupancy Occupancy is the ratio of active warps on an SMP to the maximum number of active warps supported by the SMP Occupancy = Active Warps / Maximum Active Warps Why does it vary? Resources are allocated at thread block level and resources are finite Multiple thread blocks can be assigned to a single Streaming Multi Processor Vour occupancy might be limited by either Number of registers Shared memory usage Limitations on physical block size





## Ccupancy Calculator The CUDA Occupancy calculator is available for download http://developer.download.nvidia.com/compute/cuda/CUDA Occupancy calculator.xls By giving a Compute Capability, Threads per block usage registers per thread and shared memory per block occupancy can be predicted. It will also inform you what factor is limiting occupancy (registers, SM, block size) Impact of Varying Block Size Impact of Varyin

# Tntelligent Launching □Since CUDA 6.5 It is possible to launch block sizes to maximise occupancy (using the Occupancy API) □This does not guarantee good performance! □However: Usually a good compromise □cudaOccupancyMaxPotentialBlockSize: will find best block size and minimum grid size □Actual grid size must be calculated int blockSize; int minGridSize; int gridSize; cudaOccupancyMaxPotentialBlockSize(&minGridSize, &blockSize, MyKernel, O, O); gridSize = (arrayCount + blockSize - 1) / blockSize; //round up MyKernel <<< gridSize, blockSize >>> (d\_data, arrayCount);

### Occupancy Calculator 1>----- Build started: Project: Lab06, Configuration: Debug Win32 ----Compiling CUDA source file kernel.cu. ☐ How do I know what my SM T> E:\Lab06>"nvcc.exe" -gencode=arch=compute\_35,code=\"sm\_35,compute\_35\" --use-local-env --cl-version 2013 -ccbin "C:\MSV512.0\VC\bin" -I"C:\CUDA\v7.0\include" -I"C:\CUDA\v7.0\include" -G usage per block is? -keep-dir Debug -maxrregcount=0 --ptxas-options=-v --machine 32 --compile -cudart static -Xptxas dlcm=ca -g -D\_CUDACC\_\_ -DWIN32 -D\_DEBUG -D\_CONSOLE -D\_MBCS -Xcompiler "/EHsc /W3 /nologo /Od /Zi /RTC1 /MDd " -o Debug\kernel.cu.obj "E:\Lab06\kernel.cu" ☐ You either statically declared : 0 bytes gmem : Function properties for cudaGetDevice ptxas info it or dynamically requested it 8 bytes stack frame, 0 bytes spill stores, 0 bytes spill loads xas info : Function properties for cudaFuncGetAttributes as a kernel argument 8 bytes stack frame, 0 bytes spill stores, 0 bytes spill loads xas info : Function properties for cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags 24 bytes stack frame, 0 bytes spill stores, 0 bytes spill loads ☐ How do I know what my xas info : Function properties for cudaDeviceGetAttribute 16 bytes stack frame, 0 bytes spill stores, 0 bytes spill loads 1> ptxas info register usage is? ntxas info : Compiling entry function '\_Z9addKernelPiS\_S\_' for 'sm\_35' : Function properties for \_Z9addKernelPiS\_S\_ 0 bytes stack frame, 0 bytes spill stores, 0 bytes spill loads □CUDA build rule Device ptxas info ptxas info : Used 6 registers, 332 bytes cmem[0] : Function properties for cudaMalloc Properties-> Verbose PTX 8 bytes stack frame, 0 bytes spill stores, 0 bytes spill loads xas info : Function properties for cudaOccupancyMaxActiveBlocksPerMultiprocessor Output = Yes 16 bytes stack frame, 0 bytes spill stores, 0 bytes spill loads 1> Lab06.vcxproi -> E:\Lab06.exe ☐i.e. nvcc –ptxas-options=-v copy "C:\CUDA\v7.0\bin\cudart\*.dll" "E:\Lab06\Debug\ C:\CUDA\v7.0\bin\cudart32\_70.dll 1> C:\CUDA\v7.0\bin\cudart64 70.dll 2 file(s) copied. Build: 1 succeeded, 0 failed, 0 up-to-date,


```
Occupancy SDK for Shared Memory


□What if SM use varies depending on block size?

int SMFunc(int blockSize) {
  return blockSize*sizeof(int);
}

void launchMyKernel(int *d_data, int arrayCount) {
  int blockSize;
  int minGridSize;
  int gridSize;

cudaOccupancyMaxPotentialBlockSizeVariableSMem(&minGridSize, &blockSize, MyKernel, SMFunc, 0);
  gridSize = (N + blockSize - 1) / blockSize;
  MyKernel <<< gridSize, blockSize, SMFunc(gridSize) >>>(d_data, arrayCount);
}
```





# Summary Occupancy Define occupancy as a metric of resource utilisation Explain the implications of occupancy on performance Demonstrate methods to maximise occupancy Examine the impact of thread block size on occupancy and performance

