# Parallel Computing with GPUs

Warp Level CUDA and Atomics
Part 1 - Warp Scheduling and
Divergence




Dr Paul Richmond http://paulrichmond.shef.ac.uk/teaching/COM4521/




# This Lecture (learning objectives) Warp Scheduling and Divergence

- Commencies threed block schoolsing
- ☐Summarise thread block scheduling
- ☐ Examine warp scheduling
- ☐ Define warp divergence and explore the impact via examples








### Warp Scheduling


- ☐Zero overhead to swap warps (warp scheduling)
  - ☐Warps contain only threads from a single thread block
  - ☐ Warps can be swapped with warps from different blocks assigned to the same streaming multi processor
  - ☐ At any one time only one warp has operations being executed
    - ☐ Memory movement happens in background
  - ☐ Occupancy impacts how many warps are available for scheduling





### Warps (pre Volta)

- ■Execution of GPU instructions is always in groups of threads called warps
- □ A warp has a single program counter (pre-volta)
- ☐Within a warps threads always execute the same instruction (SIMD/SIMT)
- ☐What happens if code within a warp has different control flow?
  - **□**Branch Divergence





### Divergent Threads

- □ All threads in warp execute the same instruction
  - ☐Multiple code branch paths must be evaluated
  - □Not all threads will be active during code execution
  - ☐Coherence = all threads following the same path
- ☐ How to avoid divergence
  - 1. Avoid conditional code
  - **2. Especially avoid conditional code based on threadIdx**
- ☐ Fully coherent code can still have branches
  ☐ BUT all threads in the warp follow the same path




### Divergent and Coherent Code





```
__global__ void a_kernel()
{
    if (blockIdx.x % 2)
        //something
    else
        //something else
}
```

■Which is coherent?
■Which is divergent?











### Levels of divergence


- □ Divergent code can be classified by how many "ways" it diverges.
  - ☐ E.g. the following examples are 4-way divergent (and functionally equivalent)
- ☐ If a warp has 32-way divergence this will have a massive impact on performance!





```
__global__ void a_kernel(int *a)
{
   int a = a[threadIdx.x + blockIdx.x*blockDim.x]
   switch (a) {
      case(0):
      //code for case 0 with break
      case(1):
      //code for case 1 with break
      case(2)
      //code for case 2 with break
      case(3)
      //code for case 3 with break
   }
}
```











### This Lecture (learning objectives)

- □Advanced Divergence
  - □ Compare divergence with predication
  - ☐ Present changes to instruction operation in Volta+ hardware
  - ☐ Explain the impact of Volta hardware changes on scheduling



### Branching vs. Predication

- ☐ Predication is an optional guard that can be applied to machine instructions
  - ☐ A predicate is set in predicate registers (virtual registers)
  - ☐ Predicates are unique to each thread
- ☐ Depending on the predicate value the instruction can be conditionally executed
  - □NOP otherwise
- ☐ How does this differ to branching?
  - ☐ No labels or change in program counter
  - ☐Smaller more compact code

setp.lt.s32 p, i, n;

selp a, 1, 2, p

☐ Less operations = better performance



### Branching code

### CUDA C

int a = 0;
if (i < n)
 a = 1;
else
 a = 2;</pre>


### PTX ISA


- ☐ Consider the following branching code...
- □Code is PTX ISA
  - ☐ A low-level parallel thread execution virtual machine and instruction set architecture (ISA) for CUDA
  - ☐ Independent of NVIDIA GPU architecture
  - ☐ Used to generate native target architecture minstructions


### Branching code using predicate CUDA C □ Consider the following int a = 0; branching code... if (i < n)☐ In this case the predicate can a = 1;else be used to reduce the number a = 2;of instructions PTX ISA (compiler optimised) mov.s32 a, 0; //a = 0☐ The compiler is good at //p=(i < n)setp.lt.s32 p, i, n; balancing branching and mov.s32 a, 1; //a = 1mov.s32 a, 2; //a=2predication CUDA C (improved) ☐ Can hint to the compiler by int a = 0; using ternary of a = (i < n)? 1: 2;PTX ISA (improved) mov.s32 a, 0; //a = 0


//p = (i < n)

//a=(p)?1:2









### Summary

- □Advanced Divergence
  - ☐ Compare divergence with predication
  - ☐ Present changes to instruction operation in Volta+ hardware
  - □ Explain the impact of Volta hardware changes on scheduling

■ Next Lecture: Atomics and Warp Operations



# Parallel Computing with GPUs

# Warp Level CUDA and Atomics Part 3 - Atomics and Warp Operations



Dr Paul Richmond http://paulrichmond.shef.ac.uk/teaching/COM4521/



### This Lecture (learning objectives)

### **□**Atomics

- ☐ Present GPU atomic operations
- ☐ Demonstrate performance of GPU atomics and locks

### ☐Warp Operations

- ☐ Present warp shuffle operations for communication of threads within a warp
- ☐ Give examples of warp operations such as sum and warp voting.



### What is wrong with the following



```
__global__ void max_kernel(int *a)
{
    __shared__ int max;
    int my_local = a[threadIdx.x + blockIdx.x*blockDim.x];
    if (my_local > max)
        max = my_local;
}
```



# ☐ More than one thread may try to modify max at the same time ☐ Race condition

```
__global__ void max_kernel(int *a)
{
    __shared__ int max;
    int my_local = a[threadIdx.x + blockIdx.x*blockDim.x];
    if (my_local > max)
        max = my_local;
}
```




### Atomics

□ Atomics are used to ensure correctness when concurrently reading and writing to a memory location (global or shared)

- ■No race condition
- ☐ Function supported in *most* hardware
  - ☐ Some older generation GPUs lack shared memory and floating point atomic etc.



### Atomic Functions and Locks



- ☐ Must guarantee that an operation can complete without interference from any other thread
- ☐ Does not provide any guarantee of ordering or provide any synchronisation
- ☐ How can we implement critical sections?

```
__device__ int lock = 0;

__global__ void kernel() {
  bool need_lock = true;
  // get lock
  while (need_lock) {
    if (atomicCAS(&lock, 0, 1)==0) {
        //critical code section
        atomicExch(&lock, 0);
        need_lock = false;
    }
  }
}
```


int atomicCAS(int\* address, int compare, int val)

Performs the following in a single atomic transaction (atomic instruction)

\*address=(\*address==compare)? val : \*address;

Returning the old value at the address





### CUDA Atomic Functions / Instructions

☐ In addition to atomicCAS the following atomic functions/instructions are available

□Addition/subtraction

 $\square$ E.g. int atomicAdd(int\* address, int val) -add val to integer at address

**□**Exchange

☐ Exchange a value with a new value

☐Increment/Decrement

☐ Minimum and Maximum

□ Variants of atomic functions

□ 64 bit integer and double versions available in Pascal (Compute 6.0)

☐ See docs: <a href="https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html#atomic-functions">https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html#atomic-functions</a>



# Warp Shuffle

- ☐ For moving/comparing data between threads in a block it is possible to use Shared Memory (SM)
- ☐ For moving/comparing data between threads in a warp (known as lanes in this context) it is possible to use a *warp shuffle* (SHFL)
  - lacktriangle Direct exchange of information between two threads

□Can replace atomics

□Should <u>never</u> depend on conditional execution!

☐ Does not require SM

□Always faster than SM equivalent

□Implicit synchronisation (no need for syncthreads)


□EXCEPT on Volta+ hardware (use syncwarp)

☐ Works by allowing threads to read another threads registers

https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html#warp-shuffle-functions



# Kepler Kepler Maxwell GTX Titan: random distributions GTX Titan: real images GTX Titan: random distributions GTX Titan: real images GTX Titan: random distributions GTX Titan: real images James Ja



### Shuffle function arguments

- ☐T shfl sync(unsigned mask, T var, int srcLane, int width=warpSize);
- DT \_\_shfl\_up\_sync(unsigned mask, T var, unsigned int delta, int
   width=warpSize);
- DT \_\_shfl\_down\_sync(unsigned mask, T var, unsigned int delta, int
   width=warpSize);
  - □delta is the n step used for shuffling
- - ☐Source lane determined by bitwise XOR with laneMask
- ☐ Mask is a bit mask for the warp to indicate which threads participate
- ☐ T can be int, unsigned int, long, unsigned long, long long, unsigned long long, float or double
- ☐ Optional width argument


Warp sum in all threads

- ☐ Must be a power of 2 and less than or equal to warp size
- ☐ If smaller than warp size each subsection acts independently (own wrapping)



### Shuffle Warp Sum Example (xor)

```
global__ void sum_warp_kernel_shfl_xor(int *a)
{
  int local_sum = a[threadIdx.x + blockIdx.x*blockDim.x];
  for (int mask = WARP_SIZE / 2; mask>0; mask /= 2)
    local_sum += __shfl_xor(local_sum, mask);
  if (threadIdx.x*32 == 0)
    printf("Warp max is %d", local_sum)
}
```



mask==4

mask==2

mask==1




### Shuffle Warp Sum Example (down)

```
__global__ void sum_warp_kernel_shfl_down(int *a)
{
  int local_sum = a[threadIdx.x + blockIdx.x*blockDim.x];

  for (int offset = WARP_SIZE / 2; offset>0; offset /= 2)
    local_sum += __shfl_down(local_sum, offset);

  if (threadIdx.x%32 == 0)
    printf("Warp max is %d", local_sum)
}
```





### Warp Voting

Warp sum in threadIdx.x%32==0

- ☐ Warp shuffles allow data to be exchanged between threads in a warp
- ☐Warp voting allows threads to test a condition across all threads in a warp
  - ☐ int all(condition)
    - ☐ True if the condition is met by all threads in the warp
  - ☐ int any(condition)
    - ☐ True is any thread in warp meets condition
  - □unsigned int ballot(condition)
    - ☐ Sets the n<sup>th</sup> bit of the return value based on the n<sup>th</sup> threads condition value
- □ All warp voting functions are single instruction and act <u>as barrier</u>
  - □Only active threads participate, does not block like synctha

### Warp Voting Example

```
__global__ void voteAllKernel(unsigned int *input, unsigned int *result)
{
  int i = threadIdx.x + blockIdx.x*blockDim.x;
  int j = i % WARP_SIZE;

  int vote_result = all(input[i]);

  if (j==0)
    result[i / WARP_SIZE] = vote_result;
```

- ☐ For each first thread in the warp calculate if all threads in the warp have true valued input
- □Save the warp vote to a compact array □A reduction of factor 32



### Global Communication Summary

- ☐Shared memory is per thread block
- ☐Shuffles and voting for warp level
- ☐ Atomics can be used for some global (grid wide) operations
- ☐What about general global communication?
  - □ Not possible within a kernel (*except in Volta not covered*)!
  - ☐ Remember a grid may not be entirely in flight on the device
  - ☐ Can be enforced by finishing the kernel

step1 <<<grid, blk >>>(input, step1\_output);
// step1\_output can safely be used as input for step2
step2 <<<grid, blk >>>(step1\_output, step2\_output);



### Summary

- **□**Atomics
  - ☐ Present GPU atomic operations
  - ☐ Demonstrate performance of GPU atomics and locks
- ☐Warp Operations
  - ☐Present warp shuffle operations for communication of threads within a warp
  - ☐Give examples of warp operations such as sum and warp voting.



### Acknowledgements and Further Reading

- □ Predication: <a href="http://docs.nvidia.com/cuda/parallel-thread-avasution/index.html#predicated.avasution">http://docs.nvidia.com/cuda/parallel-thread-avasution</a>
- execution/index.html#predicated-execution
- ☐Shuffling: <a href="http://on-">http://on-</a>
- demand.gputechconf.com/gtc/2013/presentations/S3174-Kepler-
- Shuffle-Tips-Tricks.pdf
- □Volta: <a href="https://devblogs.nvidia.com/cuda-9-features-revealed/">https://devblogs.nvidia.com/cuda-9-features-revealed/</a>

