COM4506/6506: Testing and Verification in Safety Critical Systems

Dr Ramsay Taylor




Contents

- Formality
- Process based Specifications
- State based Specifications
- Both?

Formality


Various *Structured Documents* can be helpful as tools for human processes (e.g. Hazard Analysis).

Their *flexibility* can be a strength and a weakness...



Not just algebra


Finite State Machines have Formal Semantics




	1	2
1	а	b
2	0	0

Not just algebra [ok, this is mostly algebra, isn't it?]

Formal Semantics allow Formal Reasoning



a.a +	a.b +
a	b
0	0




Not just algebra [ok, this is mostly algebra, isn't it?]

Formal Reasoning allows Formal Verification (of properties, not systems!)

"Can we ever do b then a?


a.a + a	a.b + b
0	0



("Model Checking" is a more involved and exhaustive version of this sort of thing.)

Abstraction





Abstraction

 $_{-}mov_{LIT\#SRC,REG\#TGT}$ - Δ System

 $registers' = registers \oplus TGT \mapsto SRC$ memory' = memory




Process based Formal Specifications

CSP and CCS are *Process Algebras*, and they deal with *Communicating Systems*

$$coin.(wantChoc.\overline{choc}.0+wantToffee.\overline{toffee}.0)$$

 $|\overline{coin.wantToffee}.toffee.0$



Process based Formal Specifications

Process Algebras abstract the actions.

This is *good* if we want to work out whether things will happen *in some sequence* or if things will *deadlock*

This is bad if we care about the details of the operations.

We can only verify properties over things that exist in the model.

Process based Formal Specifications

Every symbol is formally defined



State Specifications

Z, B, and bits of some others are *State Specifications*.

They define bits of system State

And then *operations* over this state.

$$BIT == \{0, 1\}$$

 $INT32 == \{0..2^{32}\}$
 $REGNAMES == \{eax, ebx, ecx, edx, esp, ebp\}$

 $System_$

 $memory: INT32 \rightarrow INT32$


 $registers: REGNAMES \rightarrow INT32$

 $ioports: INT32 \rightarrow INT32$

zf, cf, sf : BIT

```
mov_{LIT\#SRC,REG\#TGT}
\Delta \ System
registers' = registers \oplus TGT \mapsto SRC
memory' = memory
```

Can I do both Process and State specifications



The *predicates* in Z, for example, limit the sequence of possible operations, so you can (ab)use that.

CSP-OZ, Circus, and Event-B are languages that explicitly combine process and state languages.

There are plenty more languages out there!

Summary

- Formal Methods reduce ambiguity
- They require abstraction, so don't remove all ambiguity!
- Formal Models allow Formal Reasoning, and so Formal Verification
- There are different formal languages for different problems