Cockroft Walton charge pump using NMOS technology

Pranaav Jothi M, Madras Institute of Technology Campus, Anna University

March 6, 2022

Abstract

Cockroft Walton charge pump or Cockroft Walton generator is a circuit comprising of a ladder network of NMOS transistors and capacitors, which performs the operation of voltage multiplication. A low amplitude ac signal is used as the input to produce a high dc voltage. This circuit is used in applications where high voltage is required. This circuit also act as a charge pump circuit by pumping the charges towards the capacitors in the ladder network. These capacitors can store the electric charges to increase or decrease the output voltage.

Reference Circuit details

A two stage Cockroft Walton charge pump is presented in this work. The number of stages of this circuit is determined by the number of capacitors between the output and the ground. Here NMOS transistors act as diodes. The voltage across each stage is equal to two times the peak value of the input ac voltage in a half wave rectifier.

Let us consider that the input ac voltage is Vi and let the peak value be Vp. The capacitors are uncharged initially. As the input ac voltage flows in the circuit and attains the negative peak -Vp, the capacitor C1 gets charged to Vp as the current passes through NMOS transistor N1. When the polarity of the input signal is reversed and reaches the positive peak Vp, the current flows from capacitor C1 to capacitor C2 through NMOS transistor N2 and the capacitor C2 is charged to a voltage equal to two times of Vp. As the polarity of the input signal is reversed again, the current flows from capacitor C2 to capacitor C3 through NMOS transistor N3, charging the capacitor C3 to a voltage of two times of Vp. Again, as the input signal changes its polarity, current flows from capacitor C3 to capacitor C4 through NMOS transistor N4, charging the capacitor C4 to a voltage equal to twice of Vp. Each time the input voltage changes its polarity, current flows through the ladder network until all the capacitors are charged. Capacitor C1 is charged to Vp whereas the other three resistors are charged to voltage equalling twice of Vp.

As the output measures the voltage of series combination of capacitor C2 and capacitor C4, the output voltage equals four times of Vp.

Implemented Circuit




Figure 1. Implemented Circuit Diagram

Implemented waveform




Figure 2. Implemented waveform

References

[1] Vipul V.Nandedkar, Nigrodh B.Narnaware, "Design and Implementation of a Cockcroft-Walton voltage Multiplier circuit", 2017 International Journal of Engineering Development and Research (IJEDR), Volume 5, Issue 2, ISSN: 2321-9939.