# HD44780U (LCD-II)

(Dot Matrix Liquid Crystal Display Controller/Driver)

# **HITACHI**

ADE-207-272(Z) '99.9 Rev. 0.0

# **Description**

The HD44780U dot-matrix liquid crystal display controller and driver LSI displays alphanumerics, Japanese kana characters, and symbols. It can be configured to drive a dot-matrix liquid crystal display under the control of a 4- or 8-bit microprocessor. Since all the functions such as display RAM, character generator, and liquid crystal driver, required for driving a dot-matrix liquid crystal display are internally provided on one chip, a minimal system can be interfaced with this controller/driver.

A single HD44780U can display up to one 8-character line or two 8-character lines.

The HD44780U has pin function compatibility with the HD44780S which allows the user to easily replace an LCD-II with an HD44780U. The HD44780U character generator ROM is extended to generate 208 5  $\times$  8 dot character fonts and 32 5  $\times$  10 dot character fonts for a total of 240 different character fonts.

The low power supply (2.7V to 5.5V) of the HD44780U is suitable for any portable battery-driven product requiring low power dissipation.

#### **Features**

- $5 \times 8$  and  $5 \times 10$  dot matrix possible
- Low power operation support:
  - 2.7 to 5.5V
- Wide range of liquid crystal display driver power
  - 3.0 to 11V
- Liquid crystal drive waveform
  - A (One line frequency AC waveform)
- · Correspond to high speed MPU bus interface
  - -2 MHz (when  $V_{CC} = 5V$ )
- 4-bit or 8-bit MPU interface enabled
- $80 \times 8$ -bit display RAM (80 characters max.)
- 9,920-bit character generator ROM for a total of 240 character fonts
  - 208 character fonts ( $5 \times 8 \text{ dot}$ )
  - 32 character fonts ( $5 \times 10 \text{ dot}$ )


- 64 × 8-bit character generator RAM
  - -8 character fonts (5  $\times$  8 dot)
  - 4 character fonts  $(5 \times 10 \text{ dot})$
- 16-common × 40-segment liquid crystal display driver
- Programmable duty cycles
  - 1/8 for one line of  $5 \times 8$  dots with cursor
  - 1/11 for one line of  $5 \times 10$  dots with cursor
  - 1/16 for two lines of  $5 \times 8$  dots with cursor
- Wide range of instruction functions:
  - Display clear, cursor home, display on/off, cursor on/off, display character blink, cursor shift, display shift
- Pin function compatibility with HD44780S
- Automatic reset circuit that initializes the controller/driver after power on
- Internal oscillator with external resistors
- Low power consumption

# **Ordering Information**


Type No.	Package	CGROM
HD44780UA00FS	FP-80B	Japanese standard font
HCD44780UA00	Chip	
HD44780UA00TF	TFP-80F	
HD44780UA02FS	FP-80B	European standard font
HCD44780UA02	Chip	
HD44780UA02TF	TFP-80F	
HD44780UBxxFS	FP-80B	Custom font
HCD44780UBxx	Chip	
HD44780UBxxTF	TFP-80F	

Note: xx: ROM code No.


# **HD44780U Block Diagram**



# HD44780U Pin Arrangement (FP-80B)




# **HD44780U Pin Arrangement (TFP-80F)**



HITACHI

5

# **HD44780U Pad Arrangement**



# **HCD44780U Pad Location Coordinates**

		Cod	ordinate			Coordinate			
Pad No.	Function	X (um)	Y (um)	Pad No.	Function	X (um)	Y (um)		
1	SEG22	-2100	2313	41	DB2	2070	-2290		
2	SEG21	-2280	2313	42	DB3	2260	-2290		
3	SEG20	-2313	2089	43	DB4	2290	-2099		
4	SEG19	-2313	1833	44	DB5	2290	-1883		
5	SEG18	-2313	1617	45	DB6	2290	-1667		
6	SEG17	-2313	1401	46	DB7	2290	-1452		
7	SEG16	-2313	1186	47	COM1	2313	-1186		
8	SEG15	-2313	970	48	COM2	2313	-970		
9	SEG14	-2313	755	49	СОМЗ	2313	-755		
10	SEG13	-2313	539	50	COM4	2313	-539		
11	SEG12	-2313	323	51	COM5	2313	-323		
12	SEG11	-2313	108	52	COM6	2313	-108		
13	SEG10	-2313	-108	53	COM7	2313	108		
14	SEG9	-2313	-323	54	COM8	2313	323		
15	SEG8	-2313	-539	55	СОМ9	2313	539		
16	SEG7	-2313	-755	56	COM10	2313	755		
17	SEG6	-2313	-970	57	COM11	2313	970		
18	SEG5	-2313	-1186	58	COM12	2313	1186		
19	SEG4	-2313	-1401	59	COM13	2313	1401		
20	SEG3	-2313	-1617	60	COM14	2313	1617		
21	SEG2	-2313	-1833	61	COM15	2313	1833		
22	SEG1	-2313	-2073	62	COM16	2313	2095		
23	GND	-2280	-2290	63	SEG40	2296	2313		
24	OSC1	-2080	-2290	64	SEG39	2100	2313		
25	OSC2	-1749	-2290	65	SEG38	1617	2313		
26	V1	-1550	-2290	66	SEG37	1401	2313		
27	V2	-1268	-2290	67	SEG36	1186	2313		
28	V3	-941	-2290	68	SEG35	970	2313		
29	V4	-623	-2290	69	SEG34	755	2313		
30	V5	-304	-2290	70	SEG33	539	2313		
31	CL1	-48	-2290	71	SEG32	323	2313		
32	CL2	142	-2290	72	SEG31	108	2313		
33	V <sub>cc</sub>	309	-2290	73	SEG30	-108	2313		
34	M	475	-2290	74	SEG29	-323	2313		
35	D	665	-2290	75	SEG28	-539	2313		
36	RS	832	-2290	76	SEG27	-755	2313		
37	R/W	1022	-2290	77	SEG26	-970	2313		
38	Е	1204	-2290	78	SEG25	-1186	2313		
39	DB0	1454	-2290	79	SEG24	-1401	2313		
40	DB1	1684	-2290	80	SEG23	-1617	2313		

**HITACHI** 

# **Pin Functions**

No. of Signal Lines I/O		I/O	Device Interfaced with	Function
RS	1	I	MPU	Selects registers. 0: Instruction register (for write) Busy flag: address counter (for read) 1: Data register (for write and read)
R/W	1	I	MPU	Selects read or write. 0: Write 1: Read
E	1	I	MPU	Starts data read/write.
DB4 to DB7	4	I/O	MPU	Four high order bidirectional tristate data bus pins. Used for data transfer and receive between the MPU and the HD44780U. DB7 can be used as a busy flag.
DB0 to DB3	4	I/O	MPU	Four low order bidirectional tristate data bus pins. Used for data transfer and receive between the MPU and the HD44780U. These pins are not used during 4-bit operation.
CL1	1	0	Extension driver	Clock to latch serial data D sent to the extension driver
CL2	1	0	Extension driver	Clock to shift serial data D
M	1	0	Extension driver	Switch signal for converting the liquid crystal drive waveform to AC
D	1	0	Extension driver	Character pattern data corresponding to each segment signal
COM1 to COM16	16	0	LCD	Common signals that are not used are changed to non-selection waveforms. COM9 to COM16 are non-selection waveforms at 1/8 duty factor and COM12 to COM16 are non-selection waveforms at 1/11 duty factor.
SEG1 to SEG40	40	0	LCD	Segment signals
V1 to V5	5	_	Power supply	Power supply for LCD drive V <sub>cc</sub> –V5 = 11 V (max)
V <sub>cc</sub> , GND	2	_	Power supply	V <sub>cc</sub> : 2.7V to 5.5V, GND: 0V
OSC1, OSC2	2	_	Oscillation resistor clock	When crystal oscillation is performed, a resistor must be connected externally. When the pin input is an external clock, it must be input to OSC1.

# **Function Description**

#### **Registers**

The HD44780U has two 8-bit registers, an instruction register (IR) and a data register (DR).

The IR stores instruction codes, such as display clear and cursor shift, and address information for display data RAM (DDRAM) and character generator RAM (CGRAM). The IR can only be written from the MPU.

The DR temporarily stores data to be written into DDRAM or CGRAM and temporarily stores data to be read from DDRAM or CGRAM. Data written into the DR from the MPU is automatically written into DDRAM or CGRAM by an internal operation. The DR is also used for data storage when reading data from DDRAM or CGRAM. When address information is written into the IR, data is read and then stored into the DR from DDRAM or CGRAM by an internal operation. Data transfer between the MPU is then completed when the MPU reads the DR. After the read, data in DDRAM or CGRAM at the next address is sent to the DR for the next read from the MPU. By the register selector (RS) signal, these two registers can be selected (Table 1).

#### Busy Flag (BF)

When the busy flag is 1, the HD44780U is in the internal operation mode, and the next instruction will not be accepted. When RS = 0 and  $R/\overline{W} = 1$  (Table 1), the busy flag is output to DB7. The next instruction must be written after ensuring that the busy flag is 0.

#### Address Counter (AC)

The address counter (AC) assigns addresses to both DDRAM and CGRAM. When an address of an instruction is written into the IR, the address information is sent from the IR to the AC. Selection of either DDRAM or CGRAM is also determined concurrently by the instruction.

After writing into (reading from) DDRAM or CGRAM, the AC is automatically incremented by 1 (decremented by 1). The AC contents are then output to DB0 to DB6 when RS = 0 and  $R/\overline{W}$  = 1 (Table 1).

RS	R/W	Operation
0	0	IR write as an internal operation (display clear, etc.)
0	1	Read busy flag (DB7) and address counter (DB0 to DB6)
1	0	DR write as an internal operation (DR to DDRAM or CGRAM)
1	1	DR read as an internal operation (DDRAM or CGRAM to DR)

HITACHI

9

#### **Display Data RAM (DDRAM)**

Display data RAM (DDRAM) stores display data represented in 8-bit character codes. Its extended capacity is 80 × 8 bits, or 80 characters. The area in display data RAM (DDRAM) that is not used for display can be used as general data RAM. See Figure 1 for the relationships between DDRAM addresses and positions on the liquid crystal display.

The DDRAM address  $(A_{DD})$  is set in the address counter (AC) as hexadecimal.

- 1-line display (N = 0) (Figure 2)
  - When there are fewer than 80 display characters, the display begins at the head position. For example, if using only the HD44780, 8 characters are displayed. See Figure 3.

When the display shift operation is performed, the DDRAM address shifts. See Figure 3.




Figure 1 DDRAM Address




Figure 2 1-Line Display




Figure 3 1-Line by 8-Character Display Example

- 2-line display (N = 1) (Figure 4)
  - Case 1: When the number of display characters is less than  $40 \times 2$  lines, the two lines are displayed from the head. Note that the first line end address and the second line start address are not consecutive. For example, when just the HD44780 is used, 8 characters × 2 lines are displayed. See Figure 5.

When display shift operation is performed, the DDRAM address shifts. See Figure 5.




Figure 4 2-Line Display




Figure 5 2-Line by 8-Character Display Example

— Case 2: For a 16-character × 2-line display, the HD44780 can be extended using one 40-output extension driver. See Figure 6.

When display shift operation is performed, the DDRAM address shifts. See Figure 6.




Figure 6 2-Line by 16-Character Display Example

## **Character Generator ROM (CGROM)**

The character generator ROM generates  $5 \times 8$  dot or  $5 \times 10$  dot character patterns from 8-bit character codes (Table 4). It can generate  $208.5 \times 8$  dot character patterns and  $32.5 \times 10$  dot character patterns. User-defined character patterns are also available by mask-programmed ROM.

#### **Character Generator RAM (CGRAM)**

In the character generator RAM, the user can rewrite character patterns by program. For  $5 \times 8$  dots, eight character patterns can be written, and for  $5 \times 10$  dots, four character patterns can be written.

Write into DDRAM the character codes at the addresses shown as the left column of Table 4 to show the character patterns stored in CGRAM.

See Table 5 for the relationship between CGRAM addresses and data and display patterns.

Areas that are not used for display can be used as general data RAM.

#### **Modifying Character Patterns**

• Character pattern development procedure

The following operations correspond to the numbers listed in Figure 7:

- 1. Determine the correspondence between character codes and character patterns.
- 2. Create a listing indicating the correspondence between EPROM addresses and data.
- 3. Program the character patterns into the EPROM.
- 4. Send the EPROM to Hitachi.
- 5. Computer processing on the EPROM is performed at Hitachi to create a character pattern listing, which is sent to the user.
- 6. If there are no problems within the character pattern listing, a trial LSI is created at Hitachi and samples are sent to the user for evaluation. When it is confirmed by the user that the character patterns are correctly written, mass production of the LSI proceeds at Hitachi.

HITACHI

13




Figure 7 Character Pattern Development Procedure

• Programming character patterns

This section explains the correspondence between addresses and data used to program character patterns in EPROM. The HD44780U character generator ROM can generate  $208.5 \times 8$  dot character patterns and  $32.5 \times 10$  dot character patterns for a total of 240 different character patterns.

- Character patterns

EPROM address data and character pattern data correspond with each other to form a  $5 \times 8$  or  $5 \times 10$  dot character pattern (Tables 2 and 3).

Table 2 Example of Correspondence between EPROM Address Data and Character Pattern (5×8 Dots)

					EPI	RON	/ Ac	ldre	ss						Data	a		
A 1	1,	۹1	0 A 9	Α8	Α7	Α6	Α5	Α4	А3	A2	Α1	Α0	04	O3	02		SB O0	
									0	0	0	0	1	0	0	0	0	
									0	0	0	1	1	0	0	0	0	
									0	0	1	0	1	0	1	1	0	
									0	0	1	1	1	1	0	0	1	
									0	1	0	0	1	0	0	0	1	
									0	1	0	1	1	0	0	0	1	
									0	1	1	0	1	1	1	1	0	
(	)	1	1	0	0	0	1	0	0	1	1	1	0	0	0	0	0	Cursor position
									1	0	0	0	0	0	0	0	0	
									1	0	0	1	0	0	0	0	0	
									1	0	1	0	0	0	0	0	0	
									1	0	1	1	0	0	0	0	0	
									1	1	0	0	0	0	0	0	0	
									1	1	0	1	0	0	0	0	0	
									1	1	1	0	0	0	0	0	0	
									1	1	1	1	0	0	0	0	0	

Character code

Line position

Notes: 1. EPROM addresses A11 to A4 correspond to a character code.

- 2. EPROM addresses A3 to A0 specify a line position of the character pattern.
- 3. EPROM data O4 to O0 correspond to character pattern data.
- 4. EPROM data O5 to O7 must be specified as 0.
- 5. A lit display position (black) corresponds to a 1.
- 6. Line 9 and the following lines must be blanked with 0s for a  $5 \times 8$  dot character fonts.

HITACHI

15

- Handling unused character patterns
- 1. EPROM data outside the character pattern area: Always input 0s.
- 2. EPROM data in CGRAM area: Always input 0s. (Input 0s to EPROM addresses 00H to FFH.)
- 3. EPROM data used when the user does not use any HD44780U character pattern: According to the user application, handled in one of the two ways listed as follows.
  - a. When unused character patterns are not programmed: If an unused character code is written into DDRAM, all its dots are lit. By not programing a character pattern, all of its bits become lit. (This is due to the EPROM being filled with 1s after it is erased.)
  - b. When unused character patterns are programmed as 0s: Nothing is displayed even if unused character codes are written into DDRAM. (This is equivalent to a space.)

Table 3 Example of Correspondence between EPROM Address Data and Character Pattern  $(5 \times 10 \text{ Dots})$ 

				EPF	ROM	l Ad	dre	ss						Data	a		
A1	1A1	0 A 9	Α8	Α7	Α6	Α5	Α4	А3	Α2	Α1	Α0	04	О3	02		SB O0	
								0	0	0	0	0	0	0	0	0	
								0	0	0	1	0	0	0	0	0	
								0	0	1	0	0	1	1	0	1	
								0	0	1	1	1	0	0	1	1	
								0	1	0	0	1	0	0	0	1	
								0	1	0	1	1	0	0	0	1	
								0	1	1	0	0	1	1	1	1	
0	1	0	1	0	0	1	0	0	1	1	1	0	0	0	0	1	
								1	0	0	0	0	0	0	0	1	
								1	0	0	1	0	0	0	0	1	
								1	0	1	0	0	0	0	0	0	← Cursor position
								1	0	1	1	0	0	0	0	0	
								1	1	0	0	0	0	0	0	0	
								1	1	0	1	0	0	0	0	0	
								1	1	1	0	0	0	0	0	0	
								1	1	1	1	0	0	0	0	0	
	C	Chara	cter	coc	de				Lin	e							

position

Notes: 1. EPROM addresses A11 to A3 correspond to a character code.

- 2. EPROM addresses A3 to A0 specify a line position of the character pattern.
- 3. EPROM data O4 to O0 correspond to character pattern data.
- 4. EPROM data O5 to O7 must be specified as 0.
- 5. A lit display position (black) corresponds to a 1.
- 6. Line 11 and the following lines must be blanked with 0s for a  $5 \times 10$  dot character fonts.

Table 4 Correspondence between Character Codes and Character Patterns (ROM Code: A00)

Upper 4 Lower Bits 4 Bits	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
xxxx0000	CG RAM (1)						*•	<b></b>					-:::			
xxxx0001	(2)															
xxxx0010	(3)							<b>!-"-</b>			:		•	.:: <sup>1</sup>		
xxxx0011	(4)			<b></b>		====	<b>:</b>								==-	***
xxxx0100	(5)			4				₩.			٠.		<b>!</b>			
xxxx0101	(6)							<b></b>			#				====	
xxxx0110	(7)							ı,ı								-
xxxx0111	(8)			:				ļļļ!					<b></b>			711
xxxx1000	(1)		<b>!</b>			×		×			-¶*				-,=	*
xxxx1001	(2)		<b>,</b>										, i		[	
xxxx1010	(3)		#:	==									: 1	<u>.</u>		
xxxx1011	(4)			;							<b>#</b>				** *:	<b>.</b>
xxxx1100	(5)			₹							-	<b></b> :			-	
xxxx1101	(6)						i i						•••	I	#	
xxxx1110	(7)		==	>		•••	<b>!"</b> :							•••		
xxxx1111	(8)			•			====	<b>-</b>			• 1.1	<b></b> !	:			

Note: The user can specify any pattern for character-generator RAM.

 Table 4
 Correspondence between Character Codes and Character Patterns (ROM Code: A02)

Linnar 4				ı	I	1	1									
Lower Bits 4 Bits	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
xxxx0000	CG RAM (1)						*•									**
xxxx0001	(2)	-		1						#**	-		Ä			
xxxx0010	(3)	€ €	11					<b>!-"-</b>		<b>!</b>	<b>.</b>					
xxxx0011	(4)	""			: ""- !	:	: <u></u> .				<u></u>					
xxxx0100	(5)	-==-	-					- <u> -</u> -			<b>;;;</b> ;					
xxxx0101	(6)						===	<b>!!</b>		:_:				::::		
xxxx0110	(7)					ij		i.,.i			i					
xxxx0111	(8)	#	:			i.i		1,,1		-":"		==		×	:::-	
xxxx1000	(1)	•	ť.			×	<b>!</b> :	<u> </u>	<u></u> ;.!							#
xxxx1001	(2)	4	<u>;</u>			1,1	•					1				
xxxx1010	(3)	-#-	#:	##	!		=									
xxxx1011	(4)	- <b>!</b>		#	k:			€.		8	*	*				
xxxx1100	(5)	<u> </u>	<b>:</b>	<.		•••										
xxxx1101	(6)	<u>;</u> -						<u>}</u>				<u> </u>		Ť	•	•
xxxx1110	(7)			>	<b>i</b> i		<b>!</b> -"!								•	***
xxxx1111	(8)	-		•***			====	: <u>"</u>			#	:				

# Table 5 Relationship between CGRAM Addresses, Character Codes (DDRAM) and Character Patterns (CGRAM Data)

For  $5 \times 8$  dot character patterns

Character Codes (DDRAM data)	CGRAM Address	Character Patterns (CGRAM data)	
7 6 5 4 3 2 1 0	5 4 3 2 1 0	7 6 5 4 3 2 1 0	
High Low	High Low	High Low	
0 0 0 0 * 0 0 0	0 0 0 0 0 0 0 0 1 0 1 0 0 1 1 1 1 0 0 1	* * * * 1 1 1 1 1 0 1 0 0 0 1 1 0 0 0 1 1 1 1 1	Character pattern (1)  Cursor position
0 0 0 0 * 0 0 1	0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 1	* * * 1 0 0 0 1 0 1 0 1 0 1 1 1 1 1 0 0 1 0 0 1 1 1 1	Character pattern (2)  Cursor position
	0 0 0 0 0 0 0 1	* * *	
0 0 0 0 * 1 1 1	1 1 1 1 0 0 1 0 1 1 1 0 1 1 1	* * *	

- Notes: 1. Character code bits 0 to 2 correspond to CGRAM address bits 3 to 5 (3 bits: 8 types).
  - 2. CGRAM address bits 0 to 2 designate the character pattern line position. The 8th line is the cursor position and its display is formed by a logical OR with the cursor.

Maintain the 8th line data, corresponding to the cursor display position, at 0 as the cursor display. If the 8th line data is 1, 1 bits will light up the 8th line regardless of the cursor presence.

- 3. Character pattern row positions correspond to CGRAM data bits 0 to 4 (bit 4 being at the left).
- 4. As shown Table 5, CGRAM character patterns are selected when character code bits 4 to 7 are all 0. However, since character code bit 3 has no effect, the R display example above can be selected by either character code 00H or 08H.
- 5. 1 for CGRAM data corresponds to display selection and 0 to non-selection.
- \* Indicates no effect.

# Table 5 Relationship between CGRAM Addresses, Character Codes (DDRAM) and Character Patterns (CGRAM Data) (cont)

For 5 × 10 dot character patterns

Character Codes (DDRAM data)	CGRAM Address	Character Patterns (CGRAM data)	
7 6 5 4 3 2 1 0	5 4 3 2 1 0	7 6 5 4 3 2 1 0	
High Low	High Low	High Low	
0 0 0 0 * 0 0 *	0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0	* * * 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Character pattern
	1 0 0 1	1 0 0 0 0	
	1 0 1 0	* * * 0 0 0 0 0	Cursor position
	1 0 1 1	* * * * * * * *	
	1 1 0 0	<b>↑</b>	
	1 1 0 1		
	1 1 1 0		
	1 1 1 1	* * * * * * * * *	
	0 0 0 0	* * *	
	10 0 0 1		
0 0 0 0 * 1 1 *	1 1 1 0 0 1		
	1 0 1 0	* * *	
	1 0 1 1	* * * * * * * *	
	1 1 0 0	<b> </b>	
	1 1 0 1		
	1 1 1 0		
	1 1 1 1	* * *   * * * * *	

Notes: 1. Character code bits 1 and 2 correspond to CGRAM address bits 4 and 5 (2 bits: 4 types).

2. CGRAM address bits 0 to 3 designate the character pattern line position. The 11th line is the cursor position and its display is formed by a logical OR with the cursor.

Maintain the 11th line data corresponding to the cursor display position at 0 as the cursor display. If the 11th line data is "1", "1" bits will light up the 11th line regardless of the cursor presence. Since lines 12 to 16 are not used for display, they can be used for general data RAM.

- 3. Character pattern row positions are the same as  $5 \times 8$  dot character pattern positions.
- 4. CGRAM character patterns are selected when character code bits 4 to 7 are all 0. However, since character code bits 0 and 3 have no effect, the P display example above can be selected by character codes 00H, 01H, 08H, and 09H.
- 5. 1 for CGRAM data corresponds to display selection and 0 to non-selection.
- \* Indicates no effect.

## **Timing Generation Circuit**

The timing generation circuit generates timing signals for the operation of internal circuits such as DDRAM, CGROM and CGRAM. RAM read timing for display and internal operation timing by MPU access are generated separately to avoid interfering with each other. Therefore, when writing data to DDRAM, for example, there will be no undesirable interferences, such as flickering, in areas other than the display area.

### **Liquid Crystal Display Driver Circuit**

The liquid crystal display driver circuit consists of 16 common signal drivers and 40 segment signal drivers. When the character font and number of lines are selected by a program, the required common signal drivers automatically output drive waveforms, while the other common signal drivers continue to output non-selection waveforms.

Sending serial data always starts at the display data character pattern corresponding to the last address of the display data RAM (DDRAM).

Since serial data is latched when the display data character pattern corresponding to the starting address enters the internal shift register, the HD44780U drives from the head display.

#### **Cursor/Blink Control Circuit**

The cursor/blink control circuit generates the cursor or character blinking. The cursor or the blinking will appear with the digit located at the display data RAM (DDRAM) address set in the address counter (AC).

For example (Figure 8), when the address counter is 08H, the cursor position is displayed at DDRAM address 08H.




Figure 8 Cursor/Blink Display Example

**HITACHI** 

# Interfacing to the MPU

The HD44780U can send data in either two 4-bit operations or one 8-bit operation, thus allowing interfacing with 4- or 8-bit MPUs.

- For 4-bit interface data, only four bus lines (DB4 to DB7) are used for transfer. Bus lines DB0 to DB3 are disabled. The data transfer between the HD44780U and the MPU is completed after the 4-bit data has been transferred twice. As for the order of data transfer, the four high order bits (for 8-bit operation, DB4 to DB7) are transferred before the four low order bits (for 8-bit operation, DB0 to DB3). The busy flag must be checked (one instruction) after the 4-bit data has been transferred twice. Two more 4-bit operations then transfer the busy flag and address counter data.
- For 8-bit interface data, all eight bus lines (DB0 to DB7) are used.




Figure 9 4-Bit Transfer Example

#### **Reset Function**

#### **Initializing by Internal Reset Circuit**

An internal reset circuit automatically initializes the HD44780U when the power is turned on. The following instructions are executed during the initialization. The busy flag (BF) is kept in the busy state until the initialization ends (BF = 1). The busy state lasts for 10 ms after  $V_{\rm CC}$  rises to 4.5 V.

- 1. Display clear
- 2. Function set:

DL = 1; 8-bit interface data

N = 0; 1-line display

F = 0;  $5 \times 8$  dot character font

- 3. Display on/off control:
  - D = 0; Display off
  - C = 0; Cursor off
  - B = 0; Blinking off
- 4. Entry mode set:
  - I/D = 1; Increment by 1
  - S = 0; No shift

Note: If the electrical characteristics conditions listed under the table Power Supply Conditions Using Internal Reset Circuit are not met, the internal reset circuit will not operate normally and will fail to initialize the HD44780U. For such a case, initial-ization must be performed by the MPU as explained in the section, Initializing by Instruction.

## Instructions

#### Outline

Only the instruction register (IR) and the data register (DR) of the HD44780U can be controlled by the MPU. Before starting the internal operation of the HD44780U, control information is temporarily stored into these registers to allow interfacing with various MPUs, which operate at different speeds, or various peripheral control devices. The internal operation of the HD44780U is determined by signals sent from the MPU. These signals, which include register selection signal (RS), read/

write signal  $(R/\overline{W})$ , and the data bus (DB0 to DB7), make up the HD44780U instructions (Table 6). There are four categories of instructions that:

- Designate HD44780U functions, such as display format, data length, etc.
- Set internal RAM addresses
- Perform data transfer with internal RAM
- Perform miscellaneous functions

HITACHI

23

Normally, instructions that perform data transfer with internal RAM are used the most. However, auto-incrementation by 1 (or auto-decrementation by 1) of internal HD44780U RAM addresses after each data write can lighten the program load of the MPU. Since the display shift instruction (Table 11) can perform concurrently with display data write, the user can minimize system development time with maximum programming efficiency.

When an instruction is being executed for internal operation, no instruction other than the busy flag/address read instruction can be executed.

Because the busy flag is set to 1 while an instruction is being executed, check it to make sure it is 0 before sending another instruction from the MPU.

Note: Be sure the HD44780U is not in the busy state (BF = 0) before sending an instruction from the MPU to the HD44780U. If an instruction is sent without checking the busy flag, the time between the first instruction and next instruction will take much longer than the instruction time itself. Refer to Table 6 for the list of each instruction execution time.

Table 6 Instructions

					Co	ode						Execution Time (max) (when f <sub>cp</sub> or
Instruction	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Description	f <sub>osc</sub> is 270 kHz)
Clear display	0	0	0	0	0	0	0	0	0	1	Clears entire display and sets DDRAM address 0 in address counter.	
Return home	0	0	0	0	0	0	0	0	1	_	Sets DDRAM address 0 in address counter. Also returns display from being shifted to original position. DDRAM contents remain unchanged.	1.52 ms
Entry mode set	0	0	0	0	0	0	0	1	I/D	S	Sets cursor move direction and specifies display shift. These operations are performed during data write and read.	37 μs
Display on/off control	0	0	0	0	0	0	1	D	С	В	Sets entire display (D) on/off, cursor on/off (C), and blinking of cursor position character (B).	37 μs
Cursor or display shift	0	0	0	0	0	1	S/C	R/L	_	_	Moves cursor and shifts display without changing DDRAM contents.	37 μs
Function set	0	0	0	0	1	DL	N	F	_	_	Sets interface data length (DL), number of display lines (N), and character font (F).	37 μs
Set CGRAM address	0	0	0	1	ACG	ACG	ACG	ACG	ACG	ACG	Sets CGRAM address. CGRAM data is sent and received after this setting.	37 μs
Set DDRAM address	0	0	1	ADD	Sets DDRAM address. DDRAM data is sent and received after this setting.	37 μs						
Read busy flag & address	0	1	BF	AC	Reads busy flag (BF) indicating internal operation is being performed and reads address counter contents.	0 μs						

Table 6 Instructions (cont)

Code								Execution Time (max) (when f or				
Instruction	RS	R/W	DB7 DB	6 DB5	DB4	DB3	DB2	DB1	DB0	Descrip	otion	f <sub>OSC</sub> is 270 kHz)
Write data to CG or DDRAM	1	0	Write da	ta						Writes of CGRAM	data into DDRAM or I.	$37 \mu s$ $t_{ADD} = 4 \mu s^*$
Read data from CG or DDRAM	1	1	Read da	ta						Reads of CGRAM	data from DDRAM or 1.	$37 \mu s$ $t_{ADD} = 4 \mu s^*$
	S S/C S/C R/L R/L DL N F	= 0: = 1: = 0: = 1: = 0: = 1: = 1: = 1:	Increment Decrement Accompassion of Cursor in Shift to the Shift to th	ent entententes di shift nove ne right ne left L = 0: 4 N = 0: 1 ots, F =	1 bits line 0: 5 >	< 8 do	ts			ACG: ADD: (cc ad AC: Ad bo	t: Display data RAM t: Character generator RAM CGRAM address DDRAM address orresponds to cursor dress) dress counter used for th DD and CGRAM dresses	Execution time changes when frequency changes Example: When $f_{cp}$ or $f_{OSC}$ is 250 kHz, $37 \ \mu s \times \frac{270}{250} = 40 \ \mu s$

Note: — indicates no effect.

\* After execution of the CGRAM/DDRAM data write or read instruction, the RAM address counter is incremented or decremented by 1. The RAM address counter is updated after the busy flag turns off. In Figure 10, t<sub>ADD</sub> is the time elapsed after the busy flag turns off until the address counter is updated.




Figure 10 Address Counter Update

# **Instruction Description**

#### **Clear Display**

Clear display writes space code 20H (character pattern for character code 20H must be a blank pattern) into all DDRAM addresses. It then sets DDRAM address 0 into the address counter, and returns the display to its original status if it was shifted. In other words, the display disappears and the cursor or blinking goes to the left edge of the display (in the first line if 2 lines are displayed). It also sets I/D to 1 (increment mode) in entry mode. S of entry mode does not change.

#### **Return Home**

Return home sets DDRAM address 0 into the address counter, and returns the display to its original status if it was shifted. The DDRAM contents do not change.

The cursor or blinking go to the left edge of the display (in the first line if 2 lines are displayed).

#### **Entry Mode Set**

**I/D:** Increments (I/D = 1) or decrements (I/D = 0) the DDRAM address by 1 when a character code is written into or read from DDRAM.

The cursor or blinking moves to the right when incremented by 1 and to the left when decremented by 1. The same applies to writing and reading of CGRAM.

S: Shifts the entire display either to the right (I/D = 0) or to the left (I/D = 1) when S is 1. The display does not shift if S is 0.

If S is 1, it will seem as if the cursor does not move but the display does. The display does not shift when reading from DDRAM. Also, writing into or reading out from CGRAM does not shift the display.

#### **Display On/Off Control**

**D:** The display is on when D is 1 and off when D is 0. When off, the display data remains in DDRAM, but can be displayed instantly by setting D to 1.

C: The cursor is displayed when C is 1 and not displayed when C is 0. Even if the cursor disappears, the function of I/D or other specifications will not change during display data write. The cursor is displayed using 5 dots in the 8th line for  $5 \times 8$  dot character font selection and in the 11th line for the  $5 \times 10$  dot character font selection (Figure 13).

**B:** The character indicated by the cursor blinks when B is 1 (Figure 13). The blinking is displayed as switching between all blank dots and displayed characters at a speed of 409.6-ms intervals when  $f_{cp}$  or  $f_{OSC}$  is 250 kHz. The cursor and blinking can be set to display simultaneously. (The blinking frequency changes according to  $f_{OSC}$  or the reciprocal of  $f_{cp}$ . For example, when  $f_{cp}$  is 270 kHz,  $409.6 \times 250/270 = 379.2$  ms.)

# **Cursor or Display Shift**

Cursor or display shift shifts the cursor position or display to the right or left without writing or reading display data (Table 7). This function is used to correct or search the display. In a 2-line display, the cursor moves to the second line when it passes the 40th digit of the first line. Note that the first and second line displays will shift at the same time.

When the displayed data is shifted repeatedly each line moves only horizontally. The second line display does not shift into the first line position.

The address counter (AC) contents will not change if the only action performed is a display shift.

#### **Function Set**

**DL:** Sets the interface data length. Data is sent or received in 8-bit lengths (DB7 to DB0) when DL is 1, and in 4-bit lengths (DB7 to DB4) when DL is 0. When 4-bit length is selected, data must be sent or received twice.

N: Sets the number of display lines.

**F:** Sets the character font.

Note: Perform the function at the head of the program before executing any instructions (except for the read busy flag and address instruction). From this point, the function set instruction cannot be executed unless the interface data length is changed.

#### Set CGRAM Address

Set CGRAM address sets the CGRAM address binary AAAAAA into the address counter.

Data is then written to or read from the MPU for CGRAM.




Figure 11 Instruction (1)

#### **Set DDRAM Address**

Set DDRAM address sets the DDRAM address binary AAAAAA into the address counter.

Data is then written to or read from the MPU for DDRAM.

However, when N is 0 (1-line display), AAAAAAA can be 00H to 4FH. When N is 1 (2-line display), AAAAAAA can be 00H to 27H for the first line, and 40H to 67H for the second line.

### **Read Busy Flag and Address**

Read busy flag and address reads the busy flag (BF) indicating that the system is now internally operating on a previously received instruction. If BF is 1, the internal operation is in progress. The next instruction will not be accepted until BF is reset to 0. Check the BF status before the next write operation. At the same time, the value of the address counter in binary AAAAAA is read out. This address counter is used by both CG and DDRAM addresses, and its value is determined by the previous instruction. The address contents are the same as for instructions set CGRAM address and set DDRAM addresss.

Table 7 Shift Function

S/C	R/L	
0	0	Shifts the cursor position to the left. (AC is decremented by one.)
0	1	Shifts the cursor position to the right. (AC is incremented by one.)
1	0	Shifts the entire display to the left. The cursor follows the display shift.
1	1	Shifts the entire display to the right. The cursor follows the display shift.

Table 8 Function Set

N	F	No. of Display Lines	Character Font	Duty Factor	Remarks
0	0	1	$5 \times 8 \text{ dots}$	1/8	
0	1	1	$5 \times 10 \text{ dots}$	1/11	
1	*	2	5 × 8 dots	1/16	Cannot display two lines for 5 × 10 dot character font

Note: \* Indicates don't care.

HITACHI

29




Figure 12 Cursor and Blinking




Figure 13 Instruction (2)

#### Write Data to CG or DDRAM

Write data to CG or DDRAM writes 8-bit binary data DDDDDDDD to CG or DDRAM.

To write into CG or DDRAM is determined by the previous specification of the CGRAM or DDRAM address setting. After a write, the address is automatically incremented or decremented by 1 according to the entry mode. The entry mode also determines the display shift.

#### Read Data from CG or DDRAM

Read data from CG or DDRAM reads 8-bit binary data DDDDDDDD from CG or DDRAM.

The previous designation determines whether CG or DDRAM is to be read. Before entering this read instruction, either CGRAM or DDRAM address set instruction must be executed. If not executed, the first read data will be invalid. When serially executing read instructions, the next address data is normally read from the second read. The address set instructions need not be executed just before this read instruction when shifting the cursor by the cursor shift instruction (when reading out DDRAM). The operation of the cursor shift instruction is the same as the set DDRAM address instruction.

After a read, the entry mode automatically increases or decreases the address by 1. However, display shift is not executed regardless of the entry mode.

Note: The address counter (AC) is automatically incremented or decremented by 1 after the write instructions to CGRAM or DDRAM are executed. The RAM data selected by the AC cannot be read out at this time even if read instructions are executed. Therefore, to correctly read data, execute either the address set instruction or cursor shift instruction (only with DDRAM), then just before reading the desired data, execute the read instruction from the second time the read instruction is sent.




Figure 14 Instruction (3)

# **Interfacing the HD44780U**

#### Interface to MPUs

• Interfacing to an 8-bit MPU

See Figure 16 for an example of using a I/O port (for a single-chip microcomputer) as an interface device.

In this example, P30 to P37 are connected to the data bus DB0 to DB7, and P75 to P77 are connected to E,  $R/\overline{W}$ , and RS, respectively.




Figure 15 Example of Busy Flag Check Timing Sequence




Figure 16 H8/325 Interface (Single-Chip Mode)

#### • Interfacing to a 4-bit MPU

The HD44780U can be connected to the I/O port of a 4-bit MPU. If the I/O port has enough bits, 8-bit data can be transferred. Otherwise, one data transfer must be made in two operations for 4-bit data. In this case, the timing sequence becomes somewhat complex. (See Figure 17.)

See Figure 18 for an interface example to the HMCS4019R.

Note that two cycles are needed for the busy flag check as well as for the data transfer. The 4-bit operation is selected by the program.




Figure 17 Example of 4-Bit Data Transfer Timing Sequence




Figure 18 Example of Interface to HMCS4019R

## **Interface to Liquid Crystal Display**

**Character Font and Number of Lines:** The HD44780U can perform two types of displays,  $5 \times 8$  dot and  $5 \times 10$  dot character fonts, each with a cursor.

Up to two lines are displayed for  $5 \times 8$  dots and one line for  $5 \times 10$  dots. Therefore, a total of three types of common signals are available (Table 9).

The number of lines and font types can be selected by the program. (See Table 6, Instructions.)

Connection to HD44780 and Liquid Crystal Display: See Figure 19 for the connection examples.

**Table 9** Common Signals

Number of Lines	Character Font	Number of Common Signals	<b>Duty Factor</b>
1	5 × 8 dots + cursor	8	1/8
1	5 × 10 dots + cursor	11	1/11
2	5 × 8 dots + cursor	16	1/16




Figure 19 Liquid Crystal Display and HD44780 Connections

Since five segment signal lines can display one digit, one HD44780U can display up to 8 digits for a 1-line display and 16 digits for a 2-line display.

The examples in Figure 19 have unused common signal pins, which always output non-selection waveforms. When the liquid crystal display panel has unused extra scanning lines, connect the extra scanning lines to these common signal pins to avoid any undesirable effects due to crosstalk during the floating state.




Figure 19 Liquid Crystal Display and HD44780 Connections (cont)

Connection of Changed Matrix Layout: In the preceding examples, the number of lines correspond to the scanning lines. However, the following display examples (Figure 20) are made possible by altering the matrix layout of the liquid crystal display panel. In either case, the only change is the layout. The display characteristics and the number of liquid crystal display characters depend on the number of common signals or on duty factor. Note that the display data RAM (DDRAM) addresses for 4 characters × 2 lines and for 16 characters × 1 line are the same as in Figure 19.




Figure 20 Changed Matrix Layout Displays

### Power Supply for Liquid Crystal Display Drive

Various voltage levels must be applied to pins V1 to V5 of the HD44780U to obtain the liquid crystal display drive waveforms. The voltages must be changed according to the duty factor (Table 10).

VLCD is the peak value for the liquid crystal display drive waveforms, and resistance dividing provides voltages V1 to V5 (Figure 21).

Table 10 Duty Factor and Power Supply for Liquid Crystal Display Drive

	Duty Factor								
	1/8, 1/11	1/16							
		Bias							
Power Supply	1/4	1/5							
V1	V <sub>cc</sub> -1/4 VLCD	V <sub>cc</sub> -1/5 VLCD							
V2	V <sub>cc</sub> -1/2 VLCD	V <sub>cc</sub> -2/5 VLCD							
V3	V <sub>cc</sub> -1/2 VLCD	V <sub>cc</sub> -3/5 VLCD							
V4	V <sub>cc</sub> -3/4 VLCD	V <sub>cc</sub> -4/5 VLCD							
V5	V <sub>cc</sub> -VLCD	V <sub>cc</sub> -VLCD							




Figure 21 Drive Voltage Supply Example

HITACHI

37

# Relationship between Oscillation Frequency and Liquid Crystal Display Frame Frequency

The liquid crystal display frame frequencies of Figure 22 apply only when the oscillation frequency is 270 kHz (one clock pulse of  $3.7 \,\mu s$ ).




Figure 22 Frame Frequency

### **Instruction and Display Correspondence**

- 8-bit operation, 8-digit × 1-line display with internal reset
  - Refer to Table 11 for an example of an 8-digit  $\times$  1-line display in 8-bit operation. The HD44780U functions must be set by the function set instruction prior to the display. Since the display data RAM can store data for 80 characters, as explained before, the RAM can be used for displays such as for advertising when combined with the display shift operation.
  - Since the display shift operation changes only the display position with DDRAM contents unchanged, the first display data entered into DDRAM can be output when the return home operation is performed.
- 4-bit operation, 8-digit × 1-line display with internal reset
  - The program must set all functions prior to the 4-bit operation (Table 12). When the power is turned on, 8-bit operation is automatically selected and the first write is performed as an 8-bit operation. Since DB0 to DB3 are not connected, a rewrite is then required. However, since one operation is completed in two accesses for 4-bit operation, a rewrite is needed to set the functions (see Table 12). Thus, DB4 to DB7 of the function set instruction is written twice.
- 8-bit operation, 8-digit × 2-line display
  - For a 2-line display, the cursor automatically moves from the first to the second line after the 40th digit of the first line has been written. Thus, if there are only 8 characters in the first line, the DDRAM address must be again set after the 8th character is completed. (See Table 13.) Note that the display shift operation is performed for the first and second lines. In the example of Table 13, the display shift is performed when the cursor is on the second line. However, if the shift operation is performed when the cursor is on the first line, both the first and second lines move together. If the shift is repeated, the display of the second line will not move to the first line. The same display will only shift within its own line for the number of times the shift is repeated.

Note: When using the internal reset, the electrical characteristics in the Power Supply Conditions Using Internal Reset Circuit table must be satisfied. If not, the HD44780U must be initialized by instructions. See the section, Initializing by Instruction.

HITACHI

 Table 11
 8-Bit Operation, 8-Digit  $\times$  1-Line Display Example with Internal Reset

No. RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Display Operation  1    Power supply on (the HD44780U is initialized by the internal reset circuit)  2    Function set	Step	Step					uction						
Punction set			R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Display	Operation
Selects 1-line display and 5 × 8	1			•	the HD	044780	)U is ir	itialize	ed by th	ne inte	rnal		Initialized. No display.
Entire display is in space mode because of initialization.	2				0	1	1	0	0	*	*		selects 1-line display and $5\times 8$ dot character font. (Number of display lines and character fonts cannot be changed after
Decause of initialization.	3	Disp	ay on/	off con	trol								Turns on display and cursor.
A		0	0	0	0	0	0	1	1	1	0	_	Entire display is in space mode because of initialization.
Cursor to the right at the time of write to the DD/CGRAM. Display is not shifted.    S	4	Entry	/ mode	set									Sets mode to increment the
1		0	0	0	0	0	0	0	1	1	0	_	
1	5	Write	data t	o CGF	RAM/DI	DRAM						н	Writes H. DDRAM has already
1 0 0 1 0 0 1 0 0 1  7		1	0	0	1	0	0	1	0	0	0		when the power was turned on. The cursor is incremented by
7	6	Write	data t	o CGF	RAM/DI	DRAM						Н	Writes I.
Sets mode to shift display at the time of write.		1	0	0	1	0	0	1	0	0	1	111_	
1 0 0 1 0 0 1 0 0 1  9 Entry mode set 0 0 0 0 0 0 0 1 1 1 1  10 Write data to CGRAM/DDRAM    HITACHI   Sets mode to shift display at the time of write.    ITACHI   Writes a space.	7											· · ·	
1 0 0 1 0 0 1 0 0 1  9 Entry mode set 0 0 0 0 0 0 0 1 1 1 1  10 Write data to CGRAM/DDRAM    HITACHI   Sets mode to shift display at the time of write.    ITACHI   Writes a space.													
1 0 0 1 0 0 1 0 0 1  9 Entry mode set 0 0 0 0 0 0 0 1 1 1 1  10 Write data to CGRAM/DDRAM    HITACHI   Sets mode to shift display at the time of write.    ITACHI   Writes a space.		\	dote 1		) A N // D !								\Mritoo I
0 0 0 0 0 0 0 1 1 1 the time of write.  10 Write data to CGRAM/DDRAM    ITACH    Writes a space.	8							1	0	0	1	HITACHI_	vvrites i.
ITIACHI	9				0	0	0	0	1	1	1	HITACHI_	
	10						0	0	0	0	0	ITACHI _	Writes a space.

Table 11 8-Bit Operation, 8-Digit × 1-Line Display Example with Internal Reset (cont)

Step		Instruction											
No.	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Display	Operation	
11	Write	data t	o CGR	RAM/DI	DRAM						TACHI M_	Writes M.	
	1	0	0	1	0	0	1	1	0	1	17101 II W_		
12											•		
											•		
											•		
13	Write	data t	o CGR	RAM/DI	DRAM						[HODOVO	Writes O.	
	1	0	0	1	0	0	1	1	1	1	MICROKO_		
14	Curs	or or di	isplay s	shift							MICROKO	Shifts only the cursor position	
	0	0	0	0	0	1	0	0	*	*	MICKORO	to the left.	
15	Curs	or or di	isplay s	shift							MICRO <u>K</u> O	Shifts only the cursor position	
	0	0	0	0	0	1	0	0	*	*	WICKO <u>K</u> O	to the left.	
16	Write	data t		RAM/DI	DRAM						ICROCO	Writes C over K.	
	1	0	0	1	0	0	0	0	1	1	lottoog	The display moves to the left.	
17		or or d									MICROCO	Shifts the display and cursor	
	0	0	0	0	0	1	1	1	*	*		position to the right.	
18		or or d									MICROCO_	Shifts the display and cursor	
	0	0	0	0	0	1	0	1	*	*		position to the right.	
19		data t									ICROCOM_	Writes M.	
	1	0	0	1	0	0	1	1	0	1			
20											•		
21	Retu	rn hom	e								HITACHI	Returns both display and	
	0	0	0	0	0	0	0	0	1	0	LITACITI	cursor to the original position (address 0).	

 Table 12
 4-Bit Operation, 8-Digit × 1-Line Display Example with Internal Reset

Step					Instr	uction		
No.	RS	R/W	DB7	DB6	DB5	DB4	 Display	Operation
1		er supp t circuit	•	(the HI	044780	OU is initialized by the internal		Initialized. No display.
2	Fund 0	ction se	et O	0	1	0		Sets to 4-bit operation. In this case, operation is handled as 8 bits by initialization, and only this instruction completes with one write.
3	Fund 0 0	otion se 0 0	et 0 0	0 0	1 *	0 *		Sets 4-bit operation and selects 1-line display and 5 × 8 dot character font. 4-bit operation starts from this step and resetting is necessary. (Number of display lines and character fonts cannot be changed after step #3.)
4		lay on/						Turns on display and cursor.
	0 0	0 0	0 1	0 1	0 1	0	_	<ul><li>Entire display is in space mode because of initialization.</li></ul>
5	Entr	y mode	set					Sets mode to increment the
	0	0	0	0	0	0	_	address by one and to shift the
	0	0	0	1	1	0		cursor to the right at the time of write to the DD/CGRAM. Display is not shifted.
6	Writ	e data t	to CGF	RAM/D	DRAM		Н	Writes H.
	1	0	0	1	0	0	I I_	The cursor is incremented by
	1	0	1	0	0	0		one and shifts to the right.

Note: The control is the same as for 8-bit operation beyond step #6.

 Table 13
 8-Bit Operation, 8-Digit  $\times$  2-Line Display Example with Internal Reset

Step	p Instruction											
No.	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Display	Operation
1		er supp t circuit	-	the HE	044780	)U is in	itialize	d by th	ne inte	rnal		Initialized. No display.
2	Fund 0	ction se	t 0	0	1	1	1	0	*	*		Sets to 8-bit operation and selects 2-line display and $5 \times 8$ dot character font.
3	Disp 0	lay on/o	off con	trol 0	0	0	1	1	1	0	_	Turns on display and cursor. All display is in space mode because of initialization.
4	Entry 0	/ mode 0	set 0	0	0	0	0	1	1	0	_	Sets mode to increment the address by one and to shift the cursor to the right at the time of write to the DD/CGRAM. Display is not shifted.
5	Write 1	e data t 0	o CGF 0	RAM/DI 1	DRAM 0	0	1	0	0	0	H_	Writes H. DDRAM has already been selected by initialization when the power was turned on. The cursor is incremented by one and shifted to the right.
6												
7	Write	data t	o CGR	RAM/DI	DRAM 0	0	1	0	0	1	HITACHI_	Writes I.
8	Set I	ODRAN 0	1 addre	ess 1	0	0	0	0	0	0	HITACHI	Sets DDRAM address so that the cursor is positioned at the head of the second line.

Step					Instr	uction						
No.	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Display	Operation
9	Write	data t	o CGR	RAM/DI	DRAM						HITACHI	Writes M.
	1	0	0	1	0	0	1	1	0	1	M_	
10												
						•					•	
						•					•	
						•					•	
						•					•	
11		data t									HITACHI	Writes O.
	1	0	0	1	0	0	1	1	1	1	MICROCO_	
12	Entry	mode	set								HITACHI	Sets mode to shift display at
	0	0	0	0	0	0	0	1	1	1	MICROCO_	the time of write.
13	Write	data t	o CGR	RAM/DI	DRAM						ITA OLU	Writes M. Display is shifted to
	1	0	0	1	0	0	1	1	0	1	ITACHI ICROCOM_	the left. The first and second lines both shift at the same time.
14												
											•	
						•					•	
15	Retu 0	rn hom 0	e 0	0	0	0	0	0	1	0	HITACHI MICROCOM	Returns both display and cursor to the original position (address 0).

### **Initializing by Instruction**

If the power supply conditions for correctly operating the internal reset circuit are not met, initialization by instructions becomes necessary.

Refer to Figures 23 and 24 for the procedures on 8-bit and 4-bit initializations, respectively.




Figure 23 8-Bit Interface

HITACHI




Figure 24 4-Bit Interface

## **Absolute Maximum Ratings\***

Item	Symbol	Value	Unit	Notes
Power supply voltage (1)	V <sub>cc</sub> -GND	-0.3 to +7.0	V	1
Power supply voltage (2)	V <sub>cc</sub> -V5	-0.3 to +13.0	V	1, 2
Input voltage	Vt	$-0.3$ to $V_{\rm cc}$ +0.3	V	1
Operating temperature	T <sub>opr</sub>	-30 to +75	°C	
Storage temperature	T <sub>stg</sub>	-55 to +125	°C	4

Note: \* If the LSI is used above these absolute maximum ratings, it may become permanently damaged. Using the LSI within the following electrical characteristic limits is strongly recommended for normal operation. If these electrical characteristic conditions are also exceeded, the LSI will malfunction and cause poor reliability.

## DC Characteristics (V $_{\rm CC}$ = 2.7 to 4.5 V, $T_{\rm a}$ = –30 to +75°C\*³)

Item	Symbol	Min	Тур	Max	Unit	Test Condition	Notes*
Input high voltage (1) (except OSC1)	VIH1	0.7V <sub>cc</sub>	_	V <sub>cc</sub>	V		6
Input low voltage (1) (except OSC1)	VIL1	-0.3	_	0.55	V		6
Input high voltage (2) (OSC1)	VIH2	0.7V <sub>cc</sub>	_	V <sub>cc</sub>	V		15
Input low voltage (2) (OSC1)	VIL2	_	_	0.2V <sub>cc</sub>	V		15
Output high voltage (1) (DB0–DB7)	VOH1	0.75V <sub>cc</sub>	_	_	V	$-I_{OH} = 0.1 \text{ mA}$	7
Output low voltage (1) (DB0–DB7)	VOL1	_	_	0.2V <sub>CC</sub>	V	I <sub>OL</sub> = 0.1 mA	7
Output high voltage (2) (except DB0–DB7)	VOH2	0.8V <sub>cc</sub>	_	_	V	$-I_{OH} = 0.04 \text{ mA}$	8
Output low voltage (2) (except DB0–DB7)	VOL2	_	_	0.2V <sub>CC</sub>	V	I <sub>OL</sub> = 0.04 mA	8
Driver on resistance (COM)	R <sub>COM</sub>	_	2	20	kΩ	±ld = 0.05 mA, VLCD = 4 V	13
Driver on resistance (SEG)	R <sub>SEG</sub>	_	2	30	kΩ	±ld = 0.05 mA, VLCD = 4 V	13
Input leakage current	I <sub>LI</sub>	<b>-1</b>	_	1	μΑ	VIN = 0 to V <sub>CC</sub>	9
Pull-up MOS current (DB0–DB7, RS, R/W)	$-I_p$	10	50	120	μΑ	$V_{cc} = 3 V$	
Power supply current	I <sub>cc</sub>	_	150	300	μА	$R_f$ oscillation, external clock $V_{cc} = 3 V$ , $f_{osc} = 270 \text{ kHz}$	10, 14
LCD voltage	VLCD1	3.0		11.0	V	V <sub>cc</sub> -V5, 1/5 bias	16
	VLCD2	3.0	_	11.0	V	V <sub>cc</sub> -V5, 1/4 bias	16

Note: \* Refer to the Electrical Characteristics Notes section following these tables.

## AC Characteristics (V $_{\rm CC}$ = 2.7 to 4.5 V, $T_a$ = –30 to +75°C\*³)

#### **Clock Characteristics**

Item		Symbol	Min	Тур	Max	Unit	Test Condition	Note*
External	External clock frequency	f <sub>cp</sub>	125	250	350	kHz		11
clock	External clock duty	Duty	45	50	55	%	-	
operation	External clock rise time	t <sub>rcp</sub>	_	_	0.2	μs	-	
	External clock fall time	t <sub>fcp</sub>	_	_	0.2	μs	-	
R <sub>f</sub> oscillation	Clock oscillation frequency	f <sub>OSC</sub>	190	270	350	kHz	$R_f = 75 \text{ k}\Omega,$ $V_{CC} = 3 \text{ V}$	12

Note: \* Refer to the Electrical Characteristics Notes section following these tables.

### **Bus Timing Characteristics**

### Write Operation

Item	Symbol	Min	Тур	Max	Unit	<b>Test Condition</b>
Enable cycle time	t <sub>cycE</sub>	1000	_	_	ns	Figure 25
Enable pulse width (high level)	$PW_{EH}$	450	_	_		
Enable rise/fall time	t <sub>Er</sub> , t <sub>Ef</sub>	_	_	25		
Address set-up time (RS, R/W to E)	t <sub>AS</sub>	60	_	_		
Address hold time	t <sub>AH</sub>	20	_	_		
Data set-up time	$t_{\text{DSW}}$	195	_	_	<del></del>	
Data hold time	t <sub>H</sub>	10	_	_		

### **Read Operation**

Item	Symbol	Min	Тур	Max	Unit	<b>Test Condition</b>
Enable cycle time	t <sub>cycE</sub>	1000	_	_	ns	Figure 26
Enable pulse width (high level)	PW <sub>EH</sub>	450	_	_	<del></del>	
Enable rise/fall time	t <sub>Er</sub> , t <sub>Ef</sub>	_	_	25	<del></del>	
Address set-up time (RS, $R/\overline{W}$ to E)	t <sub>AS</sub>	60	_	_		
Address hold time	t <sub>AH</sub>	20	_	_	<del></del>	
Data delay time	$t_{\text{DDR}}$	_	_	360		
Data hold time	$t_{\scriptscriptstyle DHR}$	5	_	_		

HITACHI

49

## **Interface Timing Characteristics with External Driver**

Item		Symbol	Min	Тур	Max	Unit	<b>Test Condition</b>
Clock pulse width	High level	t <sub>cwH</sub>	800	_	_	ns	Figure 27
	Low level	t <sub>CWL</sub>	800	_	_		
Clock set-up time		t <sub>csu</sub>	500	_	_		
Data set-up time		t <sub>su</sub>	300	_	_		
Data hold time		$t_{\scriptscriptstyle DH}$	300	_	_		
M delay time		$t_{\scriptscriptstyle DM}$	-1000	_	1000		
Clock rise/fall time		t <sub>ct</sub>	_	_	200		

## **Power Supply Conditions Using Internal Reset Circuit**

Item	Symbol	Min	Тур	Max	Unit	Test Condition
Power supply rise time	t <sub>rcc</sub>	0.1	_	10	ms	Figure 28
Power supply off time	$t_{OFF}$	1	_	_		

## DC Characteristics (V $_{\rm CC}$ = 4.5 to 5.5 V, $T_{\rm a}$ = –30 to +75°C\*³)

Item	Symbol	Min	Тур	Max	Unit	<b>Test Condition</b>	Notes*
Input high voltage (1) (except OSC1)	VIH1	2.2	_	V <sub>cc</sub>	V		6
Input low voltage (1) (except OSC1)	VIL1	-0.3	_	0.6	V		6
Input high voltage (2) (OSC1)	VIH2	V <sub>cc</sub> -1.0	_	V <sub>cc</sub>	V		15
Input low voltage (2) (OSC1)	VIL2	_	_	1.0	V		15
Output high voltage (1) (DB0–DB7)	VOH1	2.4	_	_	V	$-I_{OH} = 0.205 \text{ mA}$	7
Output low voltage (1) (DB0–DB7)	VOL1	_	_	0.4	V	I <sub>OL</sub> = 1.2 mA	7
Output high voltage (2) (except DB0–DB7)	VOH2	0.9 V <sub>cc</sub>	_	_	V	$-I_{OH} = 0.04 \text{ mA}$	8
Output low voltage (2) (except DB0–DB7)	VOL2	_	_	0.1 V <sub>cc</sub>	V	I <sub>OL</sub> = 0.04 mA	8
Driver on resistance (COM)	RCOM	_	2	20	kΩ	±ld = 0.05 mA, VLCD = 4 V	13
Driver on resistance (SEG)	RSEG	_	2	30	kΩ	±Id = 0.05 mA, VLCD = 4 V	13
Input leakage current	I <sub>LI</sub>	<b>-</b> 1	_	1	μΑ	VIN = 0 to V <sub>CC</sub>	9
Pull-up MOS current (DB0–DB7, RS, R/W)	-I <sub>p</sub>	50	125	250	μΑ	V <sub>cc</sub> = 5 V	
Power supply current	I <sub>cc</sub>	_	350	600	μА	$R_{\rm f}$ oscillation, external clock $V_{\rm CC} = 5 \text{ V},$ $f_{\rm OSC} = 270 \text{ kHz}$	10, 14
LCD voltage	VLCD1	3.0	_	11.0	V	$V_{\rm CC}$ –V5, 1/5 bias	16
	VLCD2	3.0		11.0	V	$V_{\rm CC}$ –V5, 1/4 bias	16

Note: \* Refer to the Electrical Characteristics Notes section following these tables.

## AC Characteristics (V $_{\rm CC}$ = 4.5 to 5.5 V, $T_a$ = –30 to +75°C\*³)

#### **Clock Characteristics**

Item		Symbol	Min	Тур	Max	Unit	<b>Test Condition</b>	Notes*
External	External clock frequency	f <sub>cp</sub>	125	250	350	kHz		11
clock	External clock duty	Duty	45	50	55	%		11
operation	External clock rise time	t <sub>rcp</sub>	_	_	0.2	μs		11
	External clock fall time	t <sub>fcp</sub>	_	_	0.2	μs		11
R <sub>f</sub> oscillation	Clock oscillation frequency	f <sub>osc</sub>	190	270	350	kHz	$R_f = 91 \text{ k}\Omega$ $V_{CC} = 5.0 \text{ V}$	12

Note: \* Refer to the Electrical Characteristics Notes section following these tables.

### **Bus Timing Characteristics**

### Write Operation

Item	Symbol	Min	Тур	Max	Unit	<b>Test Condition</b>
Enable cycle time	t <sub>cycE</sub>	500	_	_	ns	Figure 25
Enable pulse width (high level)	PW <sub>EH</sub>	230	_	_		
Enable rise/fall time	t <sub>Er</sub> , t <sub>Ef</sub>	_	_	20		
Address set-up time (RS, R/W to E)	t <sub>AS</sub>	40	_	_		
Address hold time	t <sub>AH</sub>	10	_	_	<del></del>	
Data set-up time	t <sub>DSW</sub>	80	_	_		
Data hold time	t <sub>H</sub>	10	_	_	<del></del>	

### **Read Operation**

Item	Symbol	Min	Тур	Max	Unit	<b>Test Condition</b>
Enable cycle time	t <sub>cycE</sub>	500	_	_	ns	Figure 26
Enable pulse width (high level)	PW <sub>EH</sub>	230	_	_	<del></del>	
Enable rise/fall time	t <sub>Er</sub> , t <sub>Ef</sub>	_	_	20	<del></del>	
Address set-up time (RS, $R/\overline{W}$ to E)	t <sub>AS</sub>	40	_	_		
Address hold time	t <sub>AH</sub>	10	_	_	<del></del>	
Data delay time	$t_{\text{DDR}}$	_	_	160		
Data hold time	t <sub>DHR</sub>	5	_	_		

## **Interface Timing Characteristics with External Driver**

Item		Symbol	Min	Тур	Max	Unit	<b>Test Condition</b>
Clock pulse width	High level	t <sub>cwH</sub>	800	_	_	ns	Figure 27
	Low level	t <sub>CWL</sub>	800	_	_		
Clock set-up time		t <sub>CSU</sub>	500	_	_		
Data set-up time		t <sub>su</sub>	300	_	_		
Data hold time		$t_{\scriptscriptstyle DH}$	300	_	_		
M delay time		t <sub>DM</sub>	-1000	_	1000		
Clock rise/fall time		t <sub>ct</sub>	_	_	100		

## **Power Supply Conditions Using Internal Reset Circuit**


Item	Symbol	Min	Тур	Max	Unit	<b>Test Condition</b>
Power supply rise time	t <sub>rcc</sub>	0.1	_	10	ms	Figure 28
Power supply off time	$t_{OFF}$	1	_	_		

HITACHI

53

### **Electrical Characteristics Notes**

1. All voltage values are referred to GND = 0 V.




 $A = V_{CC} - V5$   $B = V_{CC} - V1$   $A \ge 1.5 V$ 


 $B \le 0.25 \times A$ 

The conditions of V1 and V5 voltages are for proper operation of the LSI and not for the LCD output level. The LCD drive voltage condition for the LCD output level is specified as LCD voltage VLCD.


- 2.  $V_{CC} \ge V1 \ge V2 \ge V3 \ge V4 \ge V5$  must be maintained.
- 3. For die products, specified at 75°C.
- 4. For die products, specified by the die shipment specification.
- 5. The following four circuits are I/O pin configurations except for liquid crystal display output.



- 6. Applies to input pins and I/O pins, excluding the OSC1 pin.
- 7. Applies to I/O pins.
- 8. Applies to output pins.
- 9. Current flowing through pull-up MOSs, excluding output drive MOSs.
- 10. Input/output current is excluded. When input is at an intermediate level with CMOS, the excessive current flows through the input circuit to the power supply. To avoid this from happening, the input level must be fixed high or low.
- 11. Applies only to external clock operation.





12. Applies only to the internal oscillator operation using oscillation resistor R<sub>f</sub>.




 $R_f$ : 75 k $\Omega$  ± 2% (when  $V_{CC}$  = 3 V)  $R_f$ : 91 k $\Omega$  ± 2% (when  $V_{CC}$  = 5 V)


Since the oscillation frequency varies depending on the OSC1 and OSC2 pin capacitance, the wiring length to these pins should be minimized.





- 13. RCOM is the resistance between the power supply pins ( $V_{CC}$ , V1, V4, V5) and each common signal pin (COM1 to COM16).
  - RSEG is the resistance between the power supply pins ( $V_{CC}$ , V2, V3, V5) and each segment signal pin (SEG1 to SEG40).
- 14. The following graphs show the relationship between operation frequency and current consumption.







- 15. Applies to the OSC1 pin.
- 16. Each COM and SEG output voltage is within ±0.15 V of the LCD voltage (V<sub>CC</sub>, V1, V2, V3, V4, V5) when there is no load.

### **Load Circuits**

### **Data Bus DB0 to DB7**



### External Driver Control Signals: CL1, CL2, D, M



**HITACHI** 

57

## **Timing Characteristics**




Figure 25 Write Operation




Figure 26 Read Operation





Figure 27 Interface Timing with External Driver



- 2. Specified at 4.5 V for 5-V operation, and at 2.7 V for 3-V operation.
- 3. For if 4.5 V is not reached during 5-V operation, the internal reset circuit will not operate normally.

In this case, the LSI must be initialized by software. (Refer to the Initializing by Instruction section.)

Figure 28 Internal Power Supply Reset

#### Cautions

- 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

## HITACHI

#### Hitachi. Ltd.

Semiconductor & Integrated Circuits. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

URL NorthAmerica : http:semiconductor.hitachi.com/ Europe : http://www.hitachi-eu.com/hel/ecg

Asia (Singapore)
Asia (Taiwan)
Asia (HongKong)

: http://www.has.hitachi.com.sg/grp3/sicd/index.htm
Asia (HongKong)
: http://www.hitachi.com.tw/E/Product/SICD\_Frame.htm

Japan : http://www.hitachi.co.jp/Sicd/indx.htm

#### For further information write to:

Hitachi Semiconductor (America) Inc. 179 East Tasman Drive, San Jose,CA 95134 Tel: <1> (408) 433-1990 Fax: <1>(408) 433-0223 Hitachi Europe GmbH Electronic components Group Dornacher Straße 3 D-85622 Feldkirchen, Munich Germany

Tel: <49> (89) 9 9180-0 Fax: <49> (89) 9 29 30 00

Hitachi Europe Ltd. Electronic Components Group. Whitebrook Park Lower Cookham Road Maidenhead Berkshire SL6 8YA, United Kingdom

Tel: <44> (1628) 585000 Fax: <44> (1628) 778322 Hitachi Asia Pte. Ltd. 16 Collyer Quay #20-00 Hitachi Tower Singapore 049318 Tel: 535-2100 Fax: 535-1533

Hitachi Asia Ltd. Taipei Branch Office 3F, Hung Kuo Building. No.167,

Tun-Hwa North Road, Taipei (105) Tel: <886> (2) 2718-3666 Fax: <886> (2) 2718-8180 Hitachi Asia (Hong Kong) Ltd.
Group III (Electronic Components)
7/F., North Tower, World Finance Centre,
Harbour City, Canton Road, Tsim Sha Tsui,
Kowloon, Hong Kong

Tel: <852> (2) 735 9218 Fax: <852> (2) 730 0281 Telex: 40815 HITEC HX

Copyright © Hitachi, Ltd., 1998. All rights reserved. Printed in Japan.