

RMC — Reconfigurable DDR5 Memory Controller

MC Core Internal Block Definitions

Version 1.9.8 — Complete Updated Specification

Capstone Design Document

Contents

1	Document Scope and Parameter Convention	3
1.1	Parameter Definitions	3
2	Interface Protocol Summary	3
3	TCAM Blocks	4
3.1	WR_TCAM — Write Address CAM	4
3.2	RD_TCAM — Read Address CAM	4
4	Status Register Files	4
4.1	WR Status Register	4
4.2	RD Status Register	5
5	Write Data Buffer	5
6	RAW Bypass Manager	5
6.1	Overview	5
6.2	Stage A — WR_TCAM Search (cycle 0, combinational with RD alloc)	5
6.3	Stage B — Coverage Check (cycle 1)	6
6.4	Merge Unit	6
6.5	2-Deep Hold-and-Forward	6
7	Per-Bank FSM Table	6
7.1	Fields (Locked)	6
7.2	Removed Fields	7
7.3	States	7
7.4	Key Transitions	7
8	Per-Rank FSM Table	8
8.1	Fields	8
8.2	States	8
9	Global Timing Table	8
10	Bank Activity Counter Table	9
11	timing_reg_file	10
12	Scheduler Pipeline	10
12.1	Stage Overview	10

12.2 Stage 2 — Legal Check Matrix	10
12.3 Stage 2 — Cost Classification (SJF)	11
12.4 Stage 3 — Priority Order	11
12.5 Bank Partition RD/WR Scheme	11
12.6 Speculative Prefetch ACT	11
12.7 NOP Cycle Priority (Final)	12
12.8 Scheduler Invariants	12
13 Maintenance Engine	13
13.1 Sub-FSM List (6 total)	13
13.2 DFI Output Mux (inside ME)	13
13.3 Internal Priority (ME arbitration)	13
13.4 Refresh FSM	13
13.5 MR_Poll FSM (Sub-FSM 6)	14
14 Address Map Unit (AMU)	14
14.1 Pipeline	14
14.2 Field Descriptor (per field, 6 fields)	14
14.3 Field Assignment Policy (locked)	14
15 Config Registers (Key)	15
16 FSM Count Summary	15
17 Block Ownership Summary	15

1 Document Scope and Parameter Convention

This document defines all internal blocks of the MC Core domain (post-CDC, MC clock domain). All bit-widths are compile-time parameters — no hardcoded values appear anywhere in this specification.

1.1 Parameter Definitions

Parameter	Meaning
GC_WIDTH	Global cycle counter width
ADDR_WIDTH	Byte address width
AXI_ID_WIDTH	AXI transaction ID width
DATA_WIDTH	Data bus width (payload)
STRB_WIDTH	Byte strobe width = DATA_WIDTH/8
CH_BITS	Channel select bits
RANK_BITS	Rank select bits
BG_BITS	Bank group bits
BANK_BITS	Bank bits
ROW_BITS	Row address bits
COL_BITS	Column address bits
N_RANKS	Number of ranks
N_BG	Number of bank groups = $2^{\text{BG_BITS}}$
N_BANKS	Banks per rank = $\text{N_BG} \times 2^{\text{BANK_BITS}}$
N_WR_ENTRIES	Write buffer depth ($2-3 \times \text{N_RD_ENTRIES}$)
N_RD_ENTRIES	Read buffer depth
WR_BUF_DEPTH	Write data buffer depth
STATUS_WIDTH	Request status field width
TIMING_WIDTH	Timing parameter register width
PARAM_ID_WIDTH	Timing param address bits
FAW_DEPTH	Four-activate window depth (= 4, JEDEC fixed)

2 Interface Protocol Summary

Interface	Protocol	Reason
AXI4 ports	Valid-ready	Spec mandated
Async REQ FIFO write (CIF)	Credit-based push	No combinational wr_full
Async REQ FIFO read (MC)	Valid-credit receive	Registered rd_valid
Async RESP FIFO write (MC)	Credit-based push	gate_resp_fifo_avail
Async RESP FIFO read (CIF)	Valid-credit receive	Registered rd_valid
Credit return REQ (MC→CIF)	Registered 1b sync	Crosses CDC safely
Credit return RESP (CIF→MC)	Registered 1b sync	Crosses CDC safely
All intra-MC	Valid-credit	No back-pressure in critical path
DFI	DFI 5.2 protocol	Spec mandated
PHY→MC rddata	Valid-only	No back-pressure on return

3 TCAM Blocks

3.1 WR_TCAM — Write Address CAM

Used for RAW hazard detection. Full address exact match. **No valid or timestamp fields in TCAM entries.** Valid gating: `WR.TCAM match[i] AND wr.status_reg[i].valid`.

Field	Width	Description
bg	BG_BITS	Bank group (exact match)
bank	BANK_BITS	Bank (exact match)
row	ROW_BITS	Row address (exact match)
col	COL_BITS	Column address (exact match)
req_type	1b	Always WR=1
axi_id	AXI_ID_WIDTH	AXI transaction ID
entry_idx	$\$clog2(N_WR_ENTRIES)$	Index into WR status reg
data_buf_idx	$\$clog2(WR_BUF_DEPTH)$	Optional index into Write Data Buffer

Cell count: $N_WR_ENTRIES \times 32b \times 12T = 24,576T$ (baseline)

3.2 RD_TCAM — Read Address CAM

Used by Scheduler Stage 1 as bank pre-filter. Ternary search on {BG, bank} only.

Field	Width	Description
bg	BG_BITS	Bank group (exact match)
bank	BANK_BITS	Bank (exact match)
row	ROW_BITS	Carried, not matched
col	COL_BITS	Carried, not matched
req_type	1b	Always RD=0
axi_id	AXI_ID_WIDTH	AXI transaction ID
entry_idx	$\$clog2(N_RD_ENTRIES)$	Index into RD status reg

Cell count: $N_RD_ENTRIES \times 5b \times 12T = 1,920T$ (baseline)

Multi-hit within same bank: $\text{winner} = \text{argmax}(\text{age}[i])$ via status reg lookup.

4 Status Register Files

4.1 WR Status Register

Owner: Write Watermark Buffer Manager (R/W). **Scheduler:** READ ONLY.

Field	Width	Description
valid	1b	Entry occupied. Also gates WR_TCAM match output.
status	STATUS_WIDTH	00=PENDING, 01=ISSUED, 10=DONE, 11=ERROR
age	GC_WIDTH	Allocation timestamp = gc at alloc time

Note: `valid` is the single source of truth for occupancy. When `valid[i]==0`, `WR_TCAM match[i]` is suppressed — invalid rows never evaluate, enabling dynamic power reduction at low occupancy.

4.2 RD Status Register

Owner: Read Watermark Buffer Manager (R/W). **Scheduler:** READ ONLY.

Field	Width	Description
<code>valid</code>	1b	Entry occupied. Gates RD_TCAM match output.
<code>status</code>	<code>STATUS_WIDTH</code>	00=PENDING, 01=ISSUED, 10=DONE, 11=ERROR
<code>age</code>	<code>GC_WIDTH</code>	Allocation timestamp
<code>merge_pending</code>	1b	RAW partial overlap: DRAM fetch in progress
<code>merge_wdb_idx</code>	$\$ \log_2(\text{WR_BUF_DEPTH})$	Valid when <code>merge_pending=1</code>

`age` is used for: multi-hit newest-wins arbitration, starvation check, SJF cost computation.

5 Write Data Buffer

SRAM macro, random access (not FIFO). Index-addressed by `data_buf_idx`.

Field	Width	Description
<code>data</code>	<code>DATA_WIDTH</code>	Write payload
<code>mask</code>	<code>STRB_WIDTH</code>	Byte-level write mask

Depth: `WR_BUF_DEPTH` entries. Size: $\text{WR_BUF_DEPTH} \times (\text{DATA_WIDTH} + \text{STRB_WIDTH})$ bits.

6 RAW Bypass Manager

6.1 Overview

Position: between RD request allocation and Scheduler. Runs every clock cycle via multi-port WR_TCAM search.

Hit valid condition: `wr_status_reg[hit_idx].age <= rd_age` (write arrived same cycle or earlier than read).

CRITICAL: RAW hit completes READ only. Matched write entry untouched — proceeds full PENDING→ISSUED→DONE→WR_ACK lifecycle.

6.2 Stage A — WR_TCAM Search (cycle 0, combinational with RD alloc)

```
search key: {BG, bank, row, col} -- exact match
            axi_id masked (don't care)
BL16 alignment guaranteed -> no col LSB masking needed
hit vector gated by wr_status_reg[i].valid
multi-hit: winner = argmax(age[i]) via status reg
```

6.3 Stage B — Coverage Check (cycle 1)

Case	Action
Full hit (<code>wdb_mask == all-1</code>)	Forward WDB data directly to resp FIFO. Fastest path, no DRAM.
Partial overlap (gaps in coverage)	Issue RD to scheduler immediately (NO STALL). Set <code>merge_pending + wdb_entry_idx</code> in RD status reg. Merge unit combines WDB + DRAM at return. Cost = normal DRAM latency.
Overshoot (write covers more)	Mask to read's required bytes, forward covered portion only.
Miss or write arrived late	Pass RD to scheduler normally. Zero added latency.

6.4 Merge Unit

```
merged[byte] = wdb_data[byte] if wdb_mask[byte] == 1
               dram_data[byte] otherwise

64 x 2:1 mux array -- combinational, one cycle at dram_valid
```

6.5 2-Deep Hold-and-Forward

Two independent response sources can fire same cycle: `src0` = RAW Bypass, `src1` = Read Data Path (DRAM return).

3rd collision is **impossible by construction**: each source is rate-limited to 1 response per cycle (single req FIFO output, single `dfi_rddata_valid`). 2-deep is exact minimum and maximum required.

Field	Width	Description
<code>hold_slot[1:0]</code>	$2 \times \text{resp packet}$	Two independent hold slots
<code>hold_valid[1:0]</code>	2b	Validity per slot

7 Per-Bank FSM Table

Instances: $N_RANKS \times 16$ rows.

7.1 Fields (Locked)

Field	Width	Description
<code>state</code>	<code>BANK_STATE_WIDTH</code>	Bank FSM state encoding
<code>row_open</code>	<code>ROW_BITS</code>	Currently open row address
<code>next_cas</code>	<code>GC_WIDTH</code>	Deadline timestamp: ACT→CAS
<code>next_pre</code>	<code>GC_WIDTH</code>	Deadline timestamp: CAS→PRE
<code>next_act</code>	<code>GC_WIDTH</code>	Deadline timestamp: PRE→ACT
<code>next_ref</code>	<code>GC_WIDTH</code>	Deadline timestamp: REFsb recovery
<code>can_cas</code>	1b	Registered flag: $(gc_next_cas)[GC_WIDTH-1] == 0$

<code>can_pre</code>	1b	Registered flag:	(gc - next_pre)[GC_WIDTH-1] == 0
<code>can_act</code>	1b	Registered flag:	(gc - next_act)[GC_WIDTH-1] == 0
<code>can_ref</code>	1b	Registered flag:	(gc - next_ref)[GC_WIDTH-1] == 0
<code>ref_pending</code>	1b	Set by Maintenance Engine (no TCAM equivalent for REF)	

can_* update rule (every cycle, background, not in critical path):

```
can_act <= (gc - next_act)[GC_WIDTH-1] == 0
can_pre <= (gc - next_pre)[GC_WIDTH-1] == 0
can_cas <= (gc - next_cas)[GC_WIDTH-1] == 0
can_ref <= (gc - next_ref)[GC_WIDTH-1] == 0
```

Stage 2 reads `can_*` flags only. No subtractor in the scheduling critical path.

7.2 Removed Fields

The following fields were removed in v1.8.2 and are replaced by TCAM output:

Old Field	Replacement
<code>open_pending</code>	<code>tcam_out[bank].hit</code>
<code>pre_pending</code>	Stage 2 computes: <code>tcam_out[b].row != row_open[b]</code>
<code>act_pending</code>	Stage 2 checks: <code>state[b] == IDLE</code>
<code>wr_pending</code>	<code>tcam_out[b].req_type == WR</code>
<code>rd_pending</code>	<code>tcam_out[b].req_type == RD</code>

7.3 States

Encoding	State	Description
000	IDLE	Bank precharged, no open row
001	ACTIVATING	ACT issued, waiting tRCD
010	ACTIVE	Row open, CAS eligible
011	PRECHARGING	PRE issued, waiting tRP
100	REFRESHING_SB	REFsb issued, waiting tRFCsb
101	RFM_ACTIVE	RFM issued, waiting tRFM
110	POWER_DOWN	Rank-level PD asserted
111	SELF_REFRESH	Rank-level SR asserted

7.4 Key Transitions

From	To	Trigger	Writeback
IDLE	ACTIVATING	ACT issued	<code>next_cas=gc+tRCD,</code> <code>next_pre=gc+tRAS</code>
ACTIVATING	ACTIVE	<code>can_cas==1</code>	<code>row_open=req.row</code>
ACTIVE	PRECHARGING	Row miss, no hits	<code>next_act=gc+tRP</code>

ACTIVE	ACTIVE	CAS row hit	next_pre updated
PRECHARGING	IDLE	can_act==1	—
IDLE	REFRESHING_SB	ref_pending AND can_ref	next_ref=gc+tRFCsb
REFRESHING_SB	IDLE	can_ref==1	ref_pending=0

8 Per-Rank FSM Table

Instances: N_RANKS rows.

8.1 Fields

Field	Width	Description
state	RANK_STATE_WIDTH	Rank FSM state
next_rfc	GC_WIDTH	REFab recovery deadline
next_zq	GC_WIDTH	ZQcal recovery deadline
next_xp	GC_WIDTH	PDX recovery deadline
next_xs	GC_WIDTH	SRX recovery deadline
next_trefi	GC_WIDTH	Next tREFI expiry
next_zqcs	GC_WIDTH	Next ZQcal interval
can_rfc	1b	Registered: REFab recovery complete
can_zq	1b	Registered: ZQcal recovery complete
can_xp	1b	Registered: PDX recovery complete
can_xs	1b	Registered: SRX+DLL recovery complete
gate_rfc	1b	Blocks ALL per-bank cmds this rank
gate_zq	1b	Blocks ALL per-bank cmds this rank
ref_credits	CREDIT_WIDTH	Leaky bucket (0..15)
raa[16]	RAA_WIDTH×16	Per-bank RAA counters
last_TUF	1b	Last read TUF bit from MR4
next_poll_gc	GC_WIDTH	Next MRR poll deadline
mrr_data	8b	Last MR4 response
last_refsb_gc[32]	GC_WIDTH×32	Timestamp of last REFSb per bank

8.2 States

Encoding	State	Description
000	NORMAL	Rank operational
001	REFab_ACTIVE	REFab issued, all banks blocked
010	ZQCAL_ACTIVE	ZQcal in progress
011	POWER_DOWN	Rank in PD
100	SELF_REFRESH	Rank in SR

9 Global Timing Table

Instances: 1.

Field	Width	Description
-------	-------	-------------

<code>global_state</code>	<code>GL_STATE_W</code>	INIT/NORMAL/ SOFT_RESET/ REF_STALL/ ZQ_STALL
<code>next_act_any</code>	<code>GC_WIDTH</code>	<code>tRRD_S</code> from last ACT anywhere
<code>next_cas_any</code>	<code>GC_WIDTH</code>	<code>tCCD_S</code> from last CAS anywhere
<code>next_rd_wr</code>	<code>GC_WIDTH</code>	<code>tWTR_S</code> from last WR data-end
<code>next_wr_rd</code>	<code>GC_WIDTH</code>	<code>tRTW</code> from last RD
<code>faw_window[FAW_DEPTH]</code>	<code>GC_WIDTH×N</code>	Ring buffer of recent ACT timestamps
<code>next_act_bg[N_BG]</code>	<code>GC_WIDTH×N_BG</code>	<code>tRRD_L</code> per BG
<code>next_cas_bg[N_BG]</code>	<code>GC_WIDTH×N_BG</code>	<code>tCCD_L/tCCD_L.WR</code> per BG
<code>next_wtr_bg[N_BG]</code>	<code>GC_WIDTH×N_BG</code>	<code>tWTR_L</code> per BG
<code>last_act_bg[N_BG]</code>	<code>GC_WIDTH×N_BG</code>	gc at last ACT per BG
<code>next_act_rank[N_RANKS]</code>	<code>GC_WIDTH×N_R</code>	<code>tRRD</code> within same rank
<code>next_cas_rank[N_RANKS]</code>	<code>GC_WIDTH×N_R</code>	<code>tCCD</code> within same rank
<code>can_act_any</code>	1b	Registered flag
<code>can_cas_any</code>	1b	Registered flag
<code>can_rd_wr</code>	1b	Registered flag
<code>can_wr_rd</code>	1b	Registered flag
<code>can_faw</code>	1b	Registered flag
<code>can_act_bg[N_BG]</code>	<code>N_BG</code> bits	Registered flags
<code>can_cas_bg[N_BG]</code>	<code>N_BG</code> bits	Registered flags
<code>can_wtr_bg[N_BG]</code>	<code>N_BG</code> bits	Registered flags
<code>can_act_rank[N_RANKS]</code>	<code>N_RANKS</code> bits	Registered flags
<code>can_cas_rank[N_RANKS]</code>	<code>N_RANKS</code> bits	Registered flags

10 Bank Activity Counter Table

Instances: $N_RANKS \times 16$ rows.

Field	Width	Description
<code>count</code>	$\$clog2(BUF_DEPTH+1)$	Outstanding requests to this bank
<code>dirty</code>	1b	1 = pending WR entry exists

Updates: `count++` on alloc, `count--` on retire. `dirty=1` on WR alloc, `dirty=0` when last WR retires.

Usage:

- Maintenance Engine: REFsb targets `argmin(count)` across rank
- Power Management: PD entry when `count==0` all banks
- Scheduler Stage 3: prefer high-count banks (keep row open)
- Bank Partition Controller: WR override when `count` pressure high

11 timing_reg_file

Property	Value
Addressing	PARAM_ID_WIDTH-bit enum
Entry width	TIMING_WIDTH bits
Read	Combinational, multi-port
Write	CSR only (init time, slow path)

Command → timing update vector (parallel adders):

Command	Parameters Updated
ACT	tRCD, tRAS, tRRD_L, tRRD_S, tFAW
CAS_RD	tCCD_L, tCCD_S, tRTP, tWTR_L, tWTR_S, tRTW
CAS_WR	tCCD_L_WR, tCCD_L_WR2, tWR, tWTR_L, tWTR_S
PRE	tRP
REFab	tRFC1
REFsb	tRFCsb

12 Scheduler Pipeline

12.1 Stage Overview

```
Request Buffers [N_WR/RD_ENTRIES]
|
[ Stage 0 ] Maintenance Override (REF > ZQ > RFM bypass)
|
[ Stage 1 ] TCAM Search -> hit_bitmap + metadata
|
[ Stage 2 ] can_* Gate Check + Cost Classification
|           + Partition Mask Application
|           + Speculative ACT detection
|
[ Stage 3 ] SJF Winner Selection
|
[ Stage 4 ] Command Emission + All Table Writebacks
```

12.2 Stage 2 — Legal Check Matrix

All checks use registered `can_*` flags. No subtractors in critical path.

Gate	Source	Constraint
<code>can_cas[b]</code>	Per-bank registered	tRCD elapsed
<code>can_pre[b]</code>	Per-bank registered	tRAS/tRTP/tWR elapsed
<code>can_act[b]</code>	Per-bank registered	tRP elapsed
<code>can_ref[b]</code>	Per-bank registered	tRFCsb elapsed
<code>can_act.bg[bg]</code>	Global registered	tRRD_L
<code>can_act.any</code>	Global registered	tRRD_S
<code>can_faw</code>	Global registered	≤4 ACTs in tFAW
<code>can_cas.bg[bg]</code>	Global registered	tCCD_L/tCCD_L_WR

<code>can_cas_any</code>	Global registered	<code>tCCD_S</code>
<code>can_rd_wr</code>	Global registered	<code>tWTR_S</code>
<code>can_wr_rd</code>	Global registered	<code>tRTW</code>
<code>can_act_rank[r]</code>	Global registered	<code>tRRD</code> within rank
<code>can_cas_rank[r]</code>	Global registered	<code>tCCD</code> within rank
<code>gate_rfc[r]</code>	Per-rank	REFab blocking
<code>gate_zq[r]</code>	Per-rank	ZQcal blocking
<code>gate_resp_fifo_avail</code>	Resp FIFO	Free slot before RD issues

12.3 Stage 2 — Cost Classification (SJF)

Bank State	Remaining Cost
ACTIVE, row hit	0 (immediate CAS)
ACTIVATING	<code>next_cas[b] - gc</code>
IDLE	<code>tRCD</code>
ACTIVE, row miss	<code>(next_pre[b] - gc) + tRP + tRCD</code>
PRECHARGING	<code>(next_act[b] - gc) + tRCD</code>

12.4 Stage 3 — Priority Order

1. Stage 0 override (REF/ZQ/RFM)
2. STARVED_MISS: `age[i] ≥ RD_STARVATION_THR + entry_idx[i]`
3. HIT_SET (cost=0): prefer `bg != last_act_bg[rank]`
4. MISS_SET: lowest `remaining_cost`

Starvation thresholds:

- `RD_STARVATION_THR` = 12,480 cycles (CSR, default $9 \times tREFI$)
- `WR_STARVATION_THR` = 37,440 cycles (CSR, $3 \times$ RD threshold)

Stagger: `starved[i] = age[i] ≥ THR + entry_idx[i]` ensures at most one fires per cycle.

12.5 Bank Partition RD/WR Scheme

Field	Width	Description
<code>partition_reg</code>	1b	Current partition config (A or B)
<code>window_ctr</code>	<code>GC_WIDTH</code>	Countdown to rotation
<code>rd_partition_mask</code>	<code>N_BANKS</code>	Banks serving RD this window
<code>wr_partition_mask</code>	<code>N_BANKS</code>	Banks serving WR this window
<code>WINDOW_SIZE</code>	<code>GC_WIDTH</code>	CSR, default $2 \times tREFI$

No `tRTW` or `tWTR` within window. Penalty only at rotation boundary (amortized over `WINDOW_SIZE`).

12.6 Speculative Prefetch ACT

Fires on NOP cycles only (`winner_valid==0`):

```

for each ACTIVE bank[r][bg][b]:
  col_remaining = COL_MAX - cur_col
  if col_remaining <= BL_BYTES:      -- page boundary imminent
    pred = {rank=r, bg=bg, bank=b+1, row=row_open[r][bg][b]}
    if RD_TCAM hit for {bg, b+1}
      AND tcam_out[b+1].row == pred.row -- same row confirmed
      AND bank_act_count[r][bg][b+1] > 0 -- real work exists
      AND state[r][bg][b+1] == IDLE
      AND can_act[r][bg][b+1]
      AND can_faw:
        -> emit speculative ACT to pred bank

```

12.7 NOP Cycle Priority (Final)

1. Opportunity REFsb (correctness first)
2. Speculative prefetch ACT
3. WR partition drain (row hit in WR partition)
4. True NOP

12.8 Scheduler Invariants

1. Row hit always beats row miss (unless starved)
2. At most one ACT per cycle (faw_window enforces 4-ACT limit)
3. At most one CAS per cycle
4. REF/ZQ/RFM override Stages 1–3 via Stage 0
5. Starved miss: at most one fires per cycle (stagger guarantee)
6. RD never issues without `gate_resp_fifo_avail`
7. WR never issues without valid `data_buf_idx`
8. No cmd issues while `gate_rfc[rank]` or `gate_zq[rank]` asserted
9. Consecutive ACTs prefer different BG (`tRRD_S` ; `tRRD_L`)
10. CAS issued only when `can_cas[b]==1`
11. REFab: rank already idle, no bank-to-bank delay needed
12. REFsb: PRE required if target bank ACTIVE
13. SJF: lowest `remaining_cost` wins in `MISS_SET`
14. Stage 2 reads only registered `can_*` flags, no subtractor in critical path
15. WR_TCAM RAW hit valid only if `wr_age <= rd_age`
16. TCAM match suppressed when `status_reg[i].valid==0`
17. Speculative ACT fires only on true NOP cycles
18. Speculative ACT requires RD_TCAM confirmation
19. Speculative ACT requires `bank_act_count[next_bank] > 0`
20. Speculative ACT subject to same `can_faw` gate as real ACT

21. Opportunity REFsb fires before speculative ACT on NOP cycles
22. `last_refsb_gc` updated on every REFsb regardless of trigger
23. Watchdog overrides `argmin` if any bank overdue by $t_{REFI} \times 32$
24. RD and WR never share same bank in same partition window
25. Partition rotation penalty (t_{RTW} or t_{WTR_L}) occurs once per window

13 Maintenance Engine

13.1 Sub-FSM List (6 total)

#	FSM	Description
1	Init FSM	16-state DDR5 power-up sequence. Owns DFI exclusively until <code>init_done</code> .
2	Refresh FSM	6 states. Leaky-bucket, RE-Fab/REFsb/FGR. Opportunity refresh.
3	ZQcal FSM	7 states per rank. MPC ZQCAL Start→Latch.
4	RFM FSM	6 states. Per-bank RAA counters, RAAIMT threshold.
5	Power Mgmt FSM	10 states. PD and SR branches.
6	MR_Poll FSM	6 states. Periodic MR4 TUF read. Temperature-aware t_{REFI} .

13.2 DFI Output Mux (inside ME)

```

init_done = 0 -> Init FSM drives all DFI outputs
init_done = 1 -> Scheduler Stage 4 drives all DFI outputs

init_done: one-way latch, never de-asserted after boot
MRR during operation: MR_Poll FSM -> Stage 0 bypass -> Stage 4 -> DFI
no third mux input needed

```

13.3 Internal Priority (ME arbitration)

`ref_urgent > ref_due > rfm_req > zq_due`

One `me_cmd_valid` asserted per cycle maximum.

13.4 Refresh FSM

States: IDLE → REF_DUE → WAIT_BANKS_IDLE → ISSUE_REF → WAIT_ t_{RFC} → DONE → IDLE

Leaky-bucket: credits++ per t_{REFI} , credits– per REF issued. `ref_urgent` when credits ≥ 8 .

REFsb targeting:

- Normal: `argmin(bank_act_count[rank][*])` — least-loaded bank first

- Watchdog: if `gc - last_refsb_gc[b] > tREFI×32` — force that bank

Opportunity refresh: fires on NOP cycles when `bank_act_count==0` and bank most overdue.

13.5 MR_Poll FSM (Sub-FSM 6)

States: IDLE → WAIT_INTERVAL → REQUEST_MRR → WAIT_RDDATA → PARSE_TUF → UPDATE_TREFI → IDLE

TUF handling:

- TUF=0: `tREFI_adjusted = tREFI`
- TUF=1 (>85°C): `tREFI_adjusted = tREFI / 2`

MRR response received via sideband path from Read Data Path (not through resp FIFO).
Default polling interval: `MRR_POLL_INTERVAL CSR = 32×tREFI`.

14 Address Map Unit (AMU)

Replaces the Address Translator in the CIF domain. Configurable at setup time via CSR.
Locked before `init_done`.

14.1 Pipeline

Stage 1 (combinational): XOR hash (per-field opt-in)
`hashed_addr[field] = raw_addr XOR (raw_addr >> xor_shift[field])`

Stage 2 (combinational): field extract from `hashed_addr`
 supports split fields (non-contiguous bit ranges)

14.2 Field Descriptor (per field, 6 fields)

Field	Width	Description
<code>src_msb_a</code>	5b	Upper segment MSB in address
<code>src_lsb_a</code>	5b	Upper segment LSB
<code>src_msb_b</code>	5b	Lower segment MSB (split only)
<code>src_lsb_b</code>	5b	Lower segment LSB (split only)
<code>split_en</code>	1b	1=use both segments, 0=single range
<code>hash_en</code>	1b	Per-field XOR hash enable
<code>xor_shift</code>	5b	Per-field shift amount

14.3 Field Assignment Policy (locked)

Field	<code>hash_en</code>	Rationale
<code>rank</code>	1 (MSB, highest bits)	Spread across ranks, rank switch rare
<code>ch</code>	1	Spread across channels, same locality
<code>bg</code>	0	Preserve locality, row hit rate
<code>bank</code>	0	Preserve locality
<code>row</code>	0	Preserve locality
<code>col</code>	0	Preserve locality, <code>split_en</code> for ch interleave

Channel interleave granularity (OQ-19b): TBD, requires traffic trace analysis. CSR configurable.

15 Config Registers (Key)

Register	Type	Default	Description
WR_HIGH_WM	CSR	16	WR drain entry water-mark
WR_LOW_WM	CSR	4	WR drain exit water-mark
AGE_THR1	CSR	64	Intra-class HOL bypass
AGE_THR2	CSR	256	Cross-class mode flip
RD_STARVATION_THR	CSR	12,480	RD miss forced service
WR_STARVATION_THR	CSR	37,440	WR miss forced service (3× RD)
WINDOW_SIZE	CSR	2×tREFI	RD/WR partition window
PAGE_POLICY	CSR	00	00=Open, 01=Closed, 10=Adaptive
REF_MODE	CSR	00	00=REFab, 01=REFsb, 10=FGR-2x, 11=FGR-4x
MRR_POLL_INTERVAL	CSR	32×tREFI	MR4 TUF polling interval
PD_IDLE_THRESHOLD	CSR	64	Cycles idle before PD entry
FIFO_DEPTH	param	16	Async FIFO depth (initial credits)
INIT_KICK	CSR	0	Trigger Init FSM
SOFT_RESET	CSR	0	Sync soft-reset all FSMs

16 FSM Count Summary

FSM	States	Instances	Owner
Init FSM	16	1	ME sub-FSM 1
Refresh FSM	6	1	ME sub-FSM 2
ZQcal FSM	7	N_RANKS	ME sub-FSM 3
RFM FSM	6	1	ME sub-FSM 4
Power Mgmt FSM	10	1	ME sub-FSM 5
MR_Poll FSM	6	1	ME sub-FSM 6
Per-Bank FSM	8	16×N_RANKS	Scheduler
Per-Rank FSM	5	N_RANKS	ME
Global FSM	5	1	Global
Write CRC FSM	4	1	Write Data Path
ECS FSM	4	1	Read Data Path
Bank Partition FSM	2	1	Scheduler

17 Block Ownership Summary

Block	Owner (R/W)	Scheduler Access
WR Status Reg	Write WM Manager	READ ONLY
RD Status Reg	Read WM Manager	READ ONLY
WR_TCAM	Write WM Manager	READ ONLY (search)
RD_TCAM	Read WM Manager	READ ONLY (search)
Write Data Buffer	Write WM Manager	READ ONLY (emit)
Per-Bank FSM Table	Scheduler S4 + ME	WRITE S4, READ S2
Per-Rank FSM Table	ME	READ S0
Global Timing Table	Scheduler S4	READ S2
Bank Activity Counter	WM Managers	READ ME + Power Mgmt
timing_reg_file	CSR (init only)	READ ONLY
Global Cycle Counter	Free-running	READ all blocks
Bank Partition Controller	Scheduler	READ S2