




Figure 1: **Burst Splitter** internal pipeline. Stage 1 splits an AXI Request at row (page) boundaries into linear transactions each confined to a single row. Stage 2 divides each into memory commands sized to the configured burst length and aligned to the start column address. Both stages are individually enabled or disabled at compile time.