

Reconfigurable DDR Memory Controller

Microarchitecture Block Diagram | Rev 1.0

