
Lab 3

Pranav Nadimpalli


FSM Simulation Demo Part 1

First clock pulse is reset




FSM Simulation Demo Part 2


First clock pulse is reset




FPGA Progarammed




FPGA Flow Summary




FPGA Pin Assignment



FPGA Test SW0=1; Z=01; Step 1




FPGA Test SW2=1; Z=10 Step 2




FPGA Test SW1=1; Z=00 Step 3




FPGA test SW3&SW4 = 1; Z=00 Step 4



FPGA Test SW4=1; Z=00 Step 5



FPGA Test SW3=1; Z=11 Step 6



FPGA Test SW4=1; Z=11 Step 7

