
# Homework 5

Pranav Nadimpalli


### SR Testing Waveform + Transcript

run						
# Time	Clk	En	S	R	Q	Qn
run						
# 20	1	1	0	0	0	1
run						
# 30 run	0	1	0	0	0	1
# 40	1	1	1	0	1	0
run	-	-	-	•	-	
# 50	0	1	1	0	1	0
run						
# 60	1	1	0	1	0	1
run						
# 70	0	1	0	1	0	1
run # 80	1	1	1	1	_	_
run	1	1	1	1	х	х
# 90	0	1	1	1	x	х
run						
# 100	1	1	1	0	1	0
run						
# 110	0	1	1	0	1	0
run				_		
# 120 run	1	1	1	0	1	0
# 130	0	1	1	0	1	0
run	•	-	-	•	-	
# 140	1	1	0	0	1	0
run						
# 150	0	1	0	0	1	0
run						
# 160	1	1	0	1	0	1
run # 170	0	1	0	1	0	1
run	0	1		1	U	1
# 180	1	1	1	0	1	0
run						
# 190	0	1	1	0	1	0
run						
# 200	1	1	1	1	x	Х
VSIM 43>						
# 210	0	1	1	1	х	х
VSIM 43>						




### JK Testing Waveform + Transcript

I was was	_	TOH CHA	SIM./ON	TT_00/10		
VSIM 52> run						
# Time	J	K	R	Q	Qn	
run						
# 10	0	0	0	0	1	
run						
run						
# 30	0	1	0	0	1	
run						
run						
# 50	1	0	0	1	0	
run						
run						
# 70	1	1	0	0	1	
run						
run						
# 90	1	1	0	1	0	
run						
run						
# 110	0	0	0	1	0	
run						
run						
# 130	1	0	0	1	0	
run						
run						
# 150	0	1	0	0	1	
run						
run						
run						
run						
VSIM 53>	run					




### T Testing Waveform + Transcript

VSIM 61> run			21111-11-00/511		
# Time		Q*	Qn*		
run					
# 10	0	0	1		
run					
run					
# 30	1	1	0		
run					
run					
# 50	0	1	0		
run					
run					
# 70	1	0	1		
run					
run					
VSIM 62>	run				
I					



## Problem 6 Flow Diagram


We evaluate Q=5 so we can get Z=1'b1 output when Q=6




### Waveforms & Transcript for Problem 6 and 7


Q6 and Z6 correspond to output for problem 6 Q7 and Z7 correspond to output for problem 7

run					
: Time=	10000,	Q6=0,	Z6=0,	Q7=0,	Z7=0
run					
: Time=	20000,	Q6=1,	Z6=0,	Q7=1,	Z7=0
run					
run					
Time=	40000,	Q6=2,	Z6=0,	Q7=2,	Z7=0
run					
run					
Time=	60000,	Q6=3,	Z6=0,	Q7=3,	Z7=0
run					
run					
Time=	80000,	Q6=4,	Z6=0,	Q7=4,	Z7=0
run					
run					
Time=	100000,	Q6=5,	Z6=0,	Q7=5,	Z7=0
run					
run					
: Time=	120000,	Q6=6.	Z6=1.	Q7=6.	Z7=1
run					
run					
: Time=	140000,	Q6=0,	Z6=0,	Q7=0,	Z7=0
run				_	
run					
: Time=	160000,	Q6=1,	Z6=0,	Q7=1,	Z7=0
run					
run					
: Time=	180000,	Q6=2.	Z6=0.	Q7=2.	Z7=0
run					
run					
Time=	200000,	Q6=3,	Z6=0,	Q7=3,	Z7=0
run					
run					
: Time=	220000,	Q6=4,	Z6=0,	Q7=4,	Z7=0
run					
run					
Time=	240000,	Q6=5,	Z6=0,	Q7=5,	Z7=0
run					
run					
Time=	260000,	Q6=6,	Z6=1,	Q7=6,	Z7=1
run	-				
run					
: Time=	280000,	Q6=0,	Z6=0,	Q7=0,	Z7=0
run					
run					
Time=	300000,	Q6=1,	Z6=0,	Q7=1,	Z7=0
run	- •				





### Problem 6 RTL Netlist + Flow Diagram





### Problem 7 RTL Netlist + Flow Diagram





#### Problem 9 Questions

- a) Some of the differences between the two designs based on the RTL netlist is that the design in problem 6 uses many more muxes and uses its own implementation for the addition. The design from problem 7 uses fewer muxes but relies more heavily from our own implementation of the D Register and the Ripple Adder. Based on the Flow Summary the only difference is the number of registers used Problem 7 uses 1 less than the problem 6 design.
- b) Problem 6 design used 4 registers and the problem 7 design only used 3
- c) Both of the designs used 5 logical elements
- d) I think the design from problem 7 is the best. Not only does it use fewer registers because it relies on our implementation of the ripple adder and D Register we can expect the performance and implementation to be similar across various different types of FPGAs.