

Homework 2 Problems


Pranav Nadimpalli

Problem 1

	Msgs										
◆ /test_hwk2/A	1										
◆ /test_hwk2/B	0										
◆ /test_hwk2/C	1										
◆ /test_hwk2/F	St0										
◆ /test_hwk2/Fs	St0										

A	B	C	F	Fs
0	0	0	1	1
0	0	1	0	0
0	1	0	0	0
0	1	1	0	0
1	0	0	1	1
1	0	1	0	0
1	1	0	1	1
1	1	1	1	1

Problem 2



A	B	C	D	F	Fs
0	0	0	0	0	0
0	0	0	1	0	0
0	0	1	0	0	0
0	0	1	1	1	1
0	1	0	0	1	1
0	1	0	1	1	1
0	1	1	0	0	0
0	1	1	1	1	1
1	0	0	0	0	0
1	0	0	1	0	0
1	0	1	0	0	0
1	0	1	1	0	0
1	1	0	0	0	0
1	1	0	1	1	1
1	1	1	0	1	1
1	1	1	1	1	1

Problem 3

Objects

Name	Value	Kind	Mode
A	0	Reg...	Internal
B	0	Reg...	Internal
C	1	Reg...	Internal
D	1	Reg...	Internal
F	St1	Net	Internal
Fs	St1	Net	Internal

Processes (Active)

Name	Type (filtered)	State	Order	Parent Path	Class Info
#INITIAL#29	Initial	Active	1	/test_hwk2_2	

```
1 timescale 1ns/1ps
2 module test_hwk2_1();
3   reg A, B, C;
4   wire F, Fs;
5
6   homework2_1 hwk21 (F, Fs, A, B, C);
7
8   initial begin
9     A=0; B=0; C=0; #10; // 000
10    C=1; #10; // 001
11    B=1; C=0; #10; // 010
12    C=1; #10; // 011
13    A=1; B=0; C=0; #10; // 100
14    C=1; #10; // 101
15    B=1; C=0; #10; // 110
16    C=1; #10; //111
17  end
18 endmodule
19
20 // problem 2 test
21 timescale 1ns/1ps
22 module test_hwk2_2();
23   reg A, B, C, D;
24   wire F, Fs;
25
26   homework2_2 hwk22 (F, Fs, A, B, C, D);
27
28   initial begin
29     A=0; B=0; C=0; D=0; #10; // 0000
30     A=0; B=0; C=0; D=1; #10; // 0001
31     A=0; B=0; C=1; D=0; #10; // 0010
32     A=0; B=0; C=1; D=1; #10; // 0011
33     A=0; B=1; C=0; D=0; #10; // 0100
34     A=0; B=1; C=0; D=1; #10; // 0101
35     A=0; B=1; C=1; D=0; #10; // 0110
36     A=0; B=1; C=1; D=1; #10; // 0111
37     A=1; B=0; C=0; D=0; #10; // 1000
38     A=1; B=0; C=0; D=1; #10; // 1001
39     A=1; B=0; C=1; D=0; #10; // 1010
40     A=1; B=0; C=1; D=1; #10; // 1011
41     A=1; B=1; C=0; D=0; #10; // 1100
42     A=1; B=1; C=0; D=1; #10; // 1101
43     A=1; B=1; C=1; D=0; #10; // 1110
44     A=1; B=1; C=1; D=1; #10; // 1111
45  end
46 endmodule
```

Objects

Name	Value	Kind	Mode
A	0	Reg...	Internal
B	1	Reg...	Internal
C	0	Reg...	Internal
D	0	Reg...	Internal
F	St1	Net	Internal
Fs	St1	Net	Internal

Processes (Active)

Name	Type (filtered)	State	Order	Parent Path	Class Info
#INITIAL#29	Initial	Active	1	/test_hwk2_2	

```
1 // problem 1 test
2 timescale 1ns/1ps
3 module test_hwk2_1();
4   reg A, B, C;
5   wire F, Fs;
6
7   homework2_1 hwk21 (F, Fs, A, B, C);
8
9   initial begin
10    A=0; B=0; C=0; #10; // 000
11    C=1; #10; // 001
12    B=1; C=0; #10; // 010
13    C=1; #10; // 011
14    A=1; B=0; C=0; #10; // 100
15    C=1; #10; // 101
16    B=1; C=0; #10; // 110
17    C=1; #10; //111
18  end
19 endmodule
20
21 // problem 2 test
22 timescale 1ns/1ps
23 module test_hwk2_2();
24   reg A, B, C, D;
25   wire F, Fs;
26
27   homework2_2 hwk22 (F, Fs, A, B, C, D);
28
29   initial begin
30     A=0; B=0; C=0; D=0; #10; // 0000
31     A=0; B=0; C=0; D=1; #10; // 0001
32     A=0; B=0; C=1; D=0; #10; // 0010
33     A=0; B=0; C=1; D=1; #10; // 0011
34     A=0; B=1; C=0; D=0; #10; // 0100
35     A=0; B=1; C=0; D=1; #10; // 0101
36     A=0; B=1; C=1; D=0; #10; // 0110
37     A=0; B=1; C=1; D=1; #10; // 0111
38     A=1; B=0; C=0; D=0; #10; // 1000
39     A=1; B=0; C=0; D=1; #10; // 1001
40     A=1; B=0; C=1; D=0; #10; // 1010
41     A=1; B=0; C=1; D=1; #10; // 1011
42     A=1; B=1; C=0; D=0; #10; // 1100
43     A=1; B=1; C=0; D=1; #10; // 1101
44     A=1; B=1; C=1; D=0; #10; // 1110
45     A=1; B=1; C=1; D=1; #10; // 1111
46  end
```

Problem 4




Table of Contents	Flow Summary
Flow Summary	<<Filter>>
Flow Settings	Flow Status Successful - Sat Jan 13 21:58:13 2024
Flow Non-Default Global Settings	Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
Flow Elapsed Time	Revision Name homework2_4
Flow OS Summary	Top-level Entity Name homework2_2
Flow Log	Family Cyclone V
Analysis & Synthesis	Device 5CEFA9F27I7
Fitter	Timing Models Final
Flow Messages	Logic utilization (in ALMs) 1 / 113,560 (< 1 %)
Flow Suppressed Messages	Total registers 0
Assembler	Total pins 6 / 336 (2 %)
Timing Analyzer	Total virtual pins 0
	Total block memory bits 0 / 12,492,800 (0 %)
	Total DSP Blocks 0 / 342 (0 %)
	Total HSSI RX PCSs 0
	Total HSSI PMA RX Deserializers 0
	Total HSSI TX PCSs 0
	Total HSSI PMA TX Serializers 0
	Total PLLs 0 / 8 (0 %)
	Total DLLs 0 / 4 (0 %)