

VDF Assignment 2

For FSM:

Step 1 : List Process Variable

States : {000,001,010,011,100}

Inputs : {00,01,10,11}



Outputs : {00,01,10,11}

Step 2:State Transition Table

Current State	Input	Output	Next State
000	00	01	000
000	01	00	000
000	10	01	001
000	11	00	010
001	00	11	000
001	01	11	010
001	10	10	001
001	11	10	011
010	00	00	000
010	01	01	100
010	10	00	010
010	11	00	011
011	00	11	010
011	01	01	100
011	10	01	100
011	11	11	100
100	00	00	100
100	01	00	000

100	10	10	000
100	11	11	100

1.



Log : pranav22366_old in terminal

2.

(a)Verilog model:

```
// // we have states s1,s2,s3,s4,s5
// // States : {000,001,010,011,100}
module my_fsm(
    input wire clk,
    input wire reset,
    input wire [1:0] fsm_input,
    output reg [1:0] fsm_output
);

// State definitions
reg [2:0] current_state, next_state;
parameter s0 = 3'b000;
parameter s1 = 3'b001;
parameter s2 = 3'b010;
parameter s3 = 3'b011;
parameter s4 = 3'b100;

// Initialize current_state on reset
always @(posedge clk or posedge reset) begin
    if (reset) begin
        current_state <= s0; // Reset to initial state
    end else begin
        current_state <= next_state; // Update current state
    end
end

// Combinational block for state transition and output logic
always @(*) begin
    case (current_state)
        s0: begin
            if (fsm_input == 2'b00) begin
```

```

        next_state = s0;
        fsm_output = 2'b01;
    end else if (fsm_input == 2'b01) begin
        next_state = s0;
        fsm_output = 2'b00;
    end else if (fsm_input == 2'b10) begin
        next_state = s1;
        fsm_output = 2'b01;
    end else begin
        next_state = s3;
        fsm_output = 2'b00;
    end
end
s1: begin
    if (fsm_input == 2'b00) begin
        next_state = s0;
        fsm_output = 2'b11;
    end else if (fsm_input == 2'b10) begin
        next_state = s1;
        fsm_output = 2'b10;
    end else if (fsm_input == 2'b01) begin
        next_state = s2;
        fsm_output = 2'b11;
    end else begin
        next_state = s3;
        fsm_output = 2'b10;
    end
end
s2: begin
    if (fsm_input == 2'b00) begin
        next_state = s0;
        fsm_output = 2'b00;
    end else if (fsm_input == 2'b10) begin
        next_state = s2;
        fsm_output = 2'b00;
    end else if (fsm_input == 2'b01) begin

```

```

        next_state = s4;
        fsm_output = 2'b01;
    end else begin
        next_state = s3;
        fsm_output = 2'b00;
    end
end
s3: begin
    if (fsm_input == 2'b00) begin
        next_state = s2;
        fsm_output = 2'b11;
    end else if (fsm_input == 2'b10) begin
        next_state = s4;
        fsm_output = 2'b01;
    end else if (fsm_input == 2'b01) begin
        next_state = s4;
        fsm_output = 2'b01;
    end else begin
        next_state = s4;
        fsm_output = 2'b11;
    end
end
s4: begin
    if (fsm_input == 2'b00) begin
        next_state = s4;
        fsm_output = 2'b00;
    end else if (fsm_input == 2'b10) begin
        next_state = s0;
        fsm_output = 2'b10;
    end else if (fsm_input == 2'b01) begin
        next_state = s0;
        fsm_output = 2'b00;
    end else begin
        next_state = s4;
        fsm_output = 2'b11;
    end
end

```

```

    end
  endcase
end

endmodule

```

Binary encoding for the states:

State Transition Table

Current State	Input	Output	Next State
000	00	01	000
000	01	00	000
000	10	01	001
000	11	00	010
001	00	11	000
001	01	11	010
001	10	10	001
001	11	10	011
010	00	00	000
010	01	01	100
010	10	00	010
010	11	00	011
011	00	11	010
011	01	01	100
011	10	01	100
011	11	11	100
100	00	00	100
100	01	00	000
100	10	10	000
100	11	11	100

(b) Testbench:

```
module test_bench;
    // Inputs and Outputs
    reg clk;
    reg reset;
    reg [1:0] fsm_input;
    wire [1:0] fsm_output;

    // Instantiate the FSM
    my_fsm fsm_1 (
        .clk(clk),
        .reset(reset),
        .fsm_input(fsm_input),
        .fsm_output(fsm_output)
    );

    // Generate the clock signal
    initial begin
        clk = 0;
        forever #5 clk = ~clk; // Toggle clock every 5 time units
    end

    // Stimulus generation
    initial begin
        reset = 1; // Assert reset
        fsm_input = 2'b00; // Initial input

        #10; // Wait for some time
        reset = 0; // Deassert reset

        // Test various inputs
        #10 fsm_input = 2'b00; // Test input 00
        #10 fsm_input = 2'b01; // Test input 01
    end

```

```

#10 fsm_input = 2'b10; // Test input 10
#10 fsm_input = 2'b11; // Test input 11
reset = 1;
#10
reset = 0;
    // Test state s1
#10 fsm_input = 2'b00; // s1, input 00
#10 fsm_input = 2'b01; // s1, input 01
#10 fsm_input = 2'b10; // s1, input 10
#10 fsm_input = 2'b11; // s1, input 11

    // Test state s2
#10 fsm_input = 2'b00; // s2, input 00
#10 fsm_input = 2'b01; // s2, input 01
#10 fsm_input = 2'b10; // s2, input 10
#10 fsm_input = 2'b11; // s2, input 11

    // Test state s3
#10 fsm_input = 2'b00; // s3, input 00
#10 fsm_input = 2'b01; // s3, input 01
#10 fsm_input = 2'b10; // s3, input 10
#10 fsm_input = 2'b11; // s3, input 11

    // Test state s4
#10 fsm_input = 2'b00; // s4, input 00
#10 fsm_input = 2'b01; // s4, input 01
#10 fsm_input = 2'b10; // s4, input 10
#10 fsm_input = 2'b11; // s4, input 11

#10 fsm_input = 2'b00; // Test input 00
#10 fsm_input = 2'b01; // Test input 01
#10 fsm_input = 2'b10; // Test input 10
#10 fsm_input = 2'b11; // Test input 11
#10 fsm_input = 2'b00; // Test input 00
#10 fsm_input = 2'b11; // Test input 00
#10 fsm_input = 2'b10; // Test input 10

```

```

#10 fsm_input = 2'b10; // Test input 10
    #10 fsm_input = 2'b00; // Test input 00
        #10 fsm_input = 2'b01; // Test input 01
#10 fsm_input = 2'b01; // Test input 01
#10 fsm_input = 2'b10; // Test input 10
    #10 fsm_input = 2'b11; // Test input 00
#10 fsm_input = 2'b01; // Test input 01
#10 fsm_input = 2'b01; // Test input 01
    #10 fsm_input = 2'b10; // Test input 10
#10 fsm_input = 2'b11; // Test input 00
#10 fsm_input = 2'b10; // Test input 10
    // Finish simulation
    #10;
    $finish; // End simulation
end



// Monitor outputs
initial begin
    $monitor("Time: %0t | Reset: %b | Input: %b | Output: %b",
             $time, reset, fsm_input, fsm_output);
end



// Generate VCD dump
initial begin
    $dumpfile("count.vcd");
    $dumpvars(0);
end



endmodule

```

(c) simulation output waveform:







Explanation of correctness of model:

As per the verilog code , the state transitions happen at posedge clk since this is a sequential block. The output is evaluated on the basis of the current state and input since this is a combinational block. For 10s , the reset has been toggled ON ,

since the next state for input:00 and current state : s0 is the same as the current state , the output remains same and no state transition happens. At t=30 , the input changes to 01 and so output changes to 00 but next_state doesnt change so no state transition happens at posedge at t=35s.

Now at $t=40s$, the input changes to 10 and next_state becomes s_2 , so at $t=45s$ when there is a rising edge the current_state becomes s_2 . With input 11 arriving at $t=50s$ and current state being s_2 , the next state is evaluated to s_4 and the state transition happens at the posedge at $t=55s$ to s_4 . This continues until $t=270s$.

Now like this , the input changes every 10s and the next_state is evaluated , the current_state is given next_state at the posedge. This is how state transition happens only at positive edge of clock (sequential block) while output is evaluated instantly as state/input changes (combinational block).

This shows that the simulation waveform correctly exemplifies the state transition table.

(d) line coverage report:

```
Activities Terminal Sep 23 23:53
pranav22366_0@iitd-ThinkCentre-M70s-Gen-3: ~/Desktop/icarus_codes

 Reading design...
 Parsing file 'test.v'
 Parsing file 'my_fsm.v'
 Checking for race conditions...
 Scoring VCD dumpfile count.vcd...
ERROR!  Badly placed token "Show"
Segmentation fault (core dumped)
pranav22366_0@iitd-ThinkCentre-M70s-Gen-3: ~/Desktop/icarus_codes$ vlm count.vcd
pranav22366_0@iitd-ThinkCentre-M70s-Gen-3: ~/Desktop/icarus_codes$ covered score -t test_bench -v test.v -v my_fsm.v -vcd count.vcd -o output.cdd
Covered coverage: 20090802 -- Verilog Code Coverage Utility
Written by Trevor Williams (phase1geo@gmail.com)
Copyright 2006-2010
Freely distributable under the GPL license

 Reading design...
 Parsing file 'test.v'
 Parsing file 'my_fsm.v'
 Checking for race conditions...
 Scoring VCD dumpfile count.vcd...
*** Scoring completed successfully! ***
Dynamic memory allocated: 419934 bytes
pranav22366_0@iitd-ThinkCentre-M70s-Gen-3: ~/Desktop/icarus_codes$ covered report -d v output.cdd
Covered coverage: 20090802 -- Verilog Code Coverage Utility
Written by Trevor Williams (phase1geo@gmail.com)
Copyright 2006-2010
Freely distributable under the GPL license

 ::::::::::::::::::::
:: : : :
:: : Covered -- Verilog Coverage Verbose Report : :
:: : :
::::::::::::::::::::

GENERAL INFORMATION
Report generated From CDD file : output.cdd
Reported by : Module

LINE COVERAGE RESULTS
Module/Task/Function      Filename      Hit/ Miss/Total    Percent hit
Test_bench.v      test.v      0/ 1/ 1      0% 100%
```

Activities Terminal Sep 23 23:54 pranav22366_old@iitd-ThinkCentre-M70s-Gen-3: ~/Desktop/icarus_codes

```
Covered covered-20090802 -- Verilog Code Coverage Utility
Written by Trevor Williams (phase1geo@gmail.com)
Copyright 2006-2010
Freely distributable under the GPL license

=====
::: Covered -- Verilog Coverage Verbose Report :::
=====

----- GENERAL INFORMATION -----
* Report generated from CDD file : output.cdd

* Reported by : Module

----- LINE COVERAGE RESULTS -----
Module/Task/Function    Filename    Hlt/ Miss/Total    Percent hit
Sroot      NA          0/   0/   0     100%
test_bench test.v       45/  45/  45     100%
my_fsm     my_fsm.v     57/ 10/  67     85%
Accumulated           97/ 10/ 107     91%


Module: my_fsm, File: my_fsm.v
Missed Lines
50: next_state = s0
51: fsm_output = 2'b11
56: next_state = s2
57: fsm_output = 2'b11
69: next_state = s2
70: fsm_output = 2'b0
98: next_state = s4
99: fsm_output = 2'b0
107: next_state = s4
108: fsm_output = 2'b11

----- TOGGLE COVERAGE RESULTS -----
Module/Task/Function    Filename    Hlt/ Miss/Total    Percent hit    Toggle 0 -> 1    Percent hit    Toggle 1 -> 0    Percent hit
Sroot      NA          0/   0/   0     100%          0/   0/   0     100%          0/   0/   0     100%
```

Activities Terminal Sep 23 23:54 pranav22366_old@iitd-ThinkCentre-M70s-Gen-3: ~/Desktop/icarus_codes

```
----- TOGGLE COVERAGE RESULTS -----
Module/Task/Function    Filename    Hlt/ Miss/Total    Percent hit    Toggle 0 -> 1    Percent hit    Toggle 1 -> 0    Percent hit
Sroot      NA          0/   0/   0     100%          0/   0/   0     100%          0/   0/   0     100%
test_bench test.v       6/   6/   6     100%          6/   6/   6     100%          6/   6/   6     100%
my_fsm     my_fsm.v     12/  12/  12     100%          12/  12/  12     100%          12/  12/  12     100%
Accumulated           18/  18/  18     100%          18/  18/  18     100%          18/  18/  18     100%


----- COMBINATIONAL LOGIC COVERAGE RESULTS -----
Module/Task/Function    Filename    Logic Combinations    Hlt/Miss/Total    Percent hit
Sroot      NA          0/   0/   0     100%
test_bench test.v       2/   0/   2     100%
my_fsm     my_fsm.v     36/  5/  41     88%
Accumulated           38/  5/  43     88%


Module: my_fsm, File: my_fsm.v
Missed Combinations (* = missed value)

Line # Expression
49: if( fsm_input == 2'b0 )
[----1----]
Expression 1 (1/2)
^^^^^^^^^^ - ==
E | E
=0|=1=
*
Line # Expression
55: if( fsm_input == 2'b1 )
[----1----]
Expression 1 (1/2)
^^^^^^^^^^ - ==
E | E
=0|=1=
*
```

```

Activities Terminal Sep 23 23:54
pranav22366_old@iitd-ThinkCentre-M70s-Gen-3: ~/Desktop/icarus_codes

TOGGLE COVERAGE RESULTS
Module/Task/Function Filename Hlt/ Miss/Total Percent hit Hlt/ Miss/Total Percent hit
Sroot NA 0/ 0/ 0 100% 0/ 0/ 0 100%
test_bench test.v 6/ 6/ 6 100% 6/ 6/ 6 100%
my_fsm my_fsm.v 12/ 6/ 12 100% 12/ 6/ 12 100%
Accumulated 18/ 0/ 18 100% 18/ 0/ 18 100%

COMBINATIONAL LOGIC COVERAGE RESULTS
Module/Task/Function Filename Logic Combinations Hlt/Miss/Total Percent hit
Sroot NA ...
test_bench test.v 6/ 6/ 2 100%
my_fsm my_fsm.v 36/ 5/ 41 88%
Accumulated 38/ 5/ 43 88%

Module: my_fsm, File: my_fsm.v
Missed Combinations (* = missed value)

Line # Expression
49: if( fsm_Input == 2'b0 )
|-----1-----|
Expression 1 (/2)
XXXXXXXXXX - ==
E | E
=0|=1=*
+
Line # Expression
55: if( fsm_Input == 2'b1 )
|-----1-----|
Expression 1 (/2)
XXXXXXXXXX - ==
E | E
=0|=1=*
+
Line # Expression
68: if( fsm_Input == 2'b10 )
|-----1-----|
Expression 1 (/2)
XXXXXXXXXX - ==
E | E
=0|=1=*
+
Line # Expression
97: if( fsm_Input == 2'b0 )
|-----1-----|
Expression 1 (/2)
XXXXXXXXXX - ==
E | E
=0|=1=*
+
Line # Expression
103: if( fsm_Input == 2'b1 )
|-----1-----|
Expression 1 (/2)
XXXXXXXXXX - ==
E | E
=0|=1=*
+

```

```

Activities Terminal Sep 23 23:55
pranav22366_old@iitd-ThinkCentre-M70s-Gen-3: ~/Desktop/icarus_codes

=0|=1=
Line # Expression
68: if( fsm_Input == 2'b10 )
|-----1-----|
Expression 1 (/2)
XXXXXXXXXX - ==
E | E
=0|=1=*
+
Line # Expression
97: if( fsm_Input == 2'b0 )
|-----1-----|
Expression 1 (/2)
XXXXXXXXXX - ==
E | E
=0|=1=*
+
Line # Expression
103: if( fsm_Input == 2'b1 )
|-----1-----|
Expression 1 (/2)
XXXXXXXXXX - ==
E | E
=0|=1=*
+
Line # Expression
108: if( fsm_Input == 2'b11 )
|-----1-----|
Expression 1 (/2)
XXXXXXXXXX - ==
E | E
=0|=1=*
+
FINITE STATE MACHINE COVERAGE RESULTS
State Arc
Module/Task/Function Filename Hlt/Miss/Total Percent Hit Hlt/Miss/Total Percent hit
Sroot NA 0/ 0/ 0 100% 0/ 0/ 0 100%
test_bench test.v 0/ 0/ 0 100% 0/ 0/ 0 100%
my_fsm my_fsm.v 0/ 0/ 0 100% 0/ 0/ 0 100%
Accumulated 0/ 0/ 0 100% 0/ 0/ 0 100%

```

Explanation of report:

Line Coverage :

This report covers how many lines of the testbench and verilog source file have not been executed throughout the execution. The report highlights 10 lines as

missed , where every 2 lines constitute a state of the FSM. So in total 5 states of the FSM described in the source file have never been reached. Using the line numbers given , we can give the states as :

(s1,00) , (s1,01) , (s2,10) , (s4,00) , (s4,11) where x represents current state and y represents input . Here at Line number 50 of testbench , we are in the (s3,11) state for 10 s, after which I have changed input to hit the states (s2,11) , (s3,10) , (s3,01) which werent hitting earlier . As a result of the test bench not having cases corresponding to the 5 cases , the 10 lines havent been hit in the fsm. Then at line 35 , the reset is toggled again from 1 to 0 , thus covering all cases of reset toggling , this is shown in the toggle coverage report.

Toggle Coverage:


The toggle coverage covers the cases of inputs being driven from 0-1 and 1-0 which is the reset signal in out case. In the first 10s , I am toggling reset from 1 to 0 to show the FSM resetting to S0 when toggled ON . Thus, this covers all cases achieving a 100% toggle coverage.

Combinational Logic Coverage:

As can be seen in the line coverage report, the 5 states that havent been hit are the same 5 combinational logic cases for which output and next state hasnt been evaluated.The states are the same: (s1,00) , (s1,01) , (s2,10) , (s4,00) , (s4,11). These are the states for which nxt state and output hasnt been evaluated , hence the combinational block hasnt been executed which shows up in the combinational report .

For combinational and line coverage :

the state transitions explained



Here we can see the 2 s1 states : (s1,00) and (s1,01) , 2 s4 states : (s4,00), (s4,11) and 1 s2 state : (s2,10) state which hasn't been hit up.

(e) Synthesis:

```

Activities Terminal Sep 24 00:13
pranav22366_0d@liltt-ThinkCentre-M70s-Gen-3: ~/yosys_codes$ vln NangateOpenCellLibrary_typical.lib
pranav22366_0d@liltt-ThinkCentre-M70s-Gen-3: ~/yosys_codes$ ls
my_fsm.v NangateOpenCellLibrary_typical.lib yosys_commands.tcl
pranav22366_0d@liltt-ThinkCentre-M70s-Gen-3: ~/yosys_codes$ gedlt yosys_commands.tcl
pranav22366_0d@liltt-ThinkCentre-M70s-Gen-3: ~/yosys_codes$ yosys
-----
| yosys -- Yosys Open Synthesis Suite
| Copyright (C) 2012 - 2024 Claire Xenia Wolf <claire@yosyshq.com>
| Distributed under an MIT-style license. Type 'license' to see terms
| -----
Yosys 0.45+139 (git sha1 4d581a97d, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)

yosys> script yosys_commands.tcl
ERROR: No such command: script (type 'help' for a command overview)

yosys> script yosys_commands.tcl
A -- Executing script file 'yosys_commands.tcl' --
1. Executing Verilog-2005 Frontend: my_fsm.v
Parsing Verilog input from 'my_fsm.v' to AST representation.
Generating RTLIL representation for module '\my_fsm'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).
2.1. Analyzing design hierarchy..
Top module: \my_fsm
2.2. Analyzing design hierarchy..
Top module: \my_fsm
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 15 switch rules as full_case in process $procSmy_Fsm.v::2752 in module my_fsm.
Marked 1 switch rules as full_case in process $procSmy_Fsm.v::1851 in module my_fsm.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \reset in '\my_fsm.$procSmy_Fsm.v::1851'.

3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<unpressed -Ie debug messages>
```

```

Activities Terminal Sep 24 00:13
pranav22366_0d@liltt-ThinkCentre-M70s-Gen-3: ~/yosys_codes$ abc +sput
ABC: + sput
ABC: + scorr
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2
ABC: + dretime
ABC: + dmhs
ABC: + agpt -n
ABC: + rdch -f
ABC: + anf
ABC: + aput
ABC: + write_bif <abc-temp-dir>/output.blif

12.1.2. Re-Integrating ABC results.
ABC RESULTS:   AOI211_X1 cells:      1
ABC RESULTS:   OR3_X1 cells:      1
ABC RESULTS:   AND2_X1 cells:      1
ABC RESULTS:   AOI221_X1 cells:      1
ABC RESULTS:   AOI221_X1 cells:      3
ABC RESULTS:   OA121_X1 cells:      1
ABC RESULTS:   XNOR2_X1 cells:      1
ABC RESULTS:   NAND2_X1 cells:      3
ABC RESULTS:   NAND3_X1 cells:      2
ABC RESULTS:   D1_X1 cells:      1
ABC RESULTS:   DA121_X1 cells:      2
ABC RESULTS:   AOI221_X1 cells:      1
ABC RESULTS:   NOR3_X1 cells:      5
ABC RESULTS:   NOR2_X1 cells:      2
ABC RESULTS:   INV_X1 cells:      5
ABC RESULTS:   interconnect:      68
ABC RESULTS:   input signals:      9
ABC RESULTS:   output signals:      9
Removing temp directory.
Removed 0 unused cells and 62 unused wires.

13. Executing Verilog backend.

13.1. Executing BMUXMAP pass.
13.2. Executing DEMUXMAP pass.
Dumping module '\my_fsm'.
yosys> exit

Warnings: 8 unique messages, 72 total
End of script. Logfile hash: cfe0278d28, CPU: user 0.06s system 0.01s, MEM: 20.94 MB peak
Yosys 0.45+139 (git sha1 4d581a97d, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
Time spent: 47% ix abc (0 sec), 13% ltx opt_expr (0 sec), ...
pranav22366_0d@liltt-ThinkCentre-M70s-Gen-3: ~/yosys_codes$ ls -lrt
total 152
-rw-r--r-- 1 pranav22366 old pranav22366 3342 Sep 23 16:56 my_fsm.v
-rw-r--r-- 1 pranav22366 old pranav22366 138282 Sep 24 00:02 NangateOpenCellLibrary_typical.lib
-rw-r--r-- 1 pranav22366 old pranav22366 440 Sep 24 00:07 yosys_commands.tcl
-rw-r--r-- 1 pranav22366 old pranav22366 4766 Sep 24 00:08 synth.v
pranav22366_0d@liltt-ThinkCentre-M70s-Gen-3: ~/yosys_codes$ gedlt synth.v
pranav22366_0d@liltt-ThinkCentre-M70s-Gen-3: ~/yosys_codes$
```

Synth.v (Synthesis File):

```

/* Generated by Yosys 0.45+139 (git sha1 4d581a97d, g++ 11.4.0-1ubuntu1~22.04
-fPIC -O3) */

(* top = 1 *)
```

```
(* src = "my_fsm.v:3.1-112.10" *)  
module my_fsm(clk, reset, fsm_input, fsm_output);  
    wire _00_;  
    wire _01_;  
    wire _02_;  
    wire _03_;  
    wire _04_;  
    wire _05_;  
    wire _06_;  
    wire _07_;  
    wire _08_;  
    wire _09_;  
    wire _10_;  
    wire _11_;  
    wire _12_;  
    wire _13_;  
    wire _14_;  
    wire _15_;  
    wire _16_;  
    wire _17_;  
    wire _18_;  
    wire _19_;  
    wire _20_;  
    wire _21_;  
    wire _22_;  
    wire _23_;  
    wire _24_;
```

```

wire _25_;
wire _26_;
wire _27_;
(* force_downto = 32'd1 *)
(* src = "my_fsm.v:0.0-0.0|my_fsm.v:28.
5-109.12|/usr/local/bin/..
share/yosys/techmap.v:575.21-
575.22" *)
wire [2:0] _28_;
(* force_downto = 32'd1 *)
(* src = "my_fsm.v:0.0-0.0|my_fsm.v:28.
5-109.12|/usr/local/bin/..
share/yosys/techmap.v:575.21-
575.22" *)
wire [1:0] _29_;
(* src = "my_fsm.v:4.16-4.19" *)
input clk;
wire clk;
(* src = "my_fsm.v:11.11-11.24" *)
wire [2:0] current_state;
(* src = "my_fsm.v:6.22-6.31" *)
input [1:0] fsm_input;
wire [1:0] fsm_input;
(* src = "my_fsm.v:7.22-7.32" *)
output [1:0] fsm_output;
reg [1:0] fsm_output;
(* src = "my_fsm.v:11.26-11.36" *)

```

```

reg [2:0] next_state;
(* src = "my_fsm.v:5.16-5.21" *)
input reset;
wire reset;
INV_X1_30_ (
.A	reset),
.ZN(_04_)
);
INV_X1_31_ (
.A(fsm_input[1]),
.ZN(_07_)
);
NOR3_X1_32_ (
.A1(current_state[0]),
.A2(current_state[2]),
.A3(_01_),
.ZN(_08_)
);
NOR3_X1_33_ (
.A1(current_state[0]),
.A2(current_state[1]),
.A3(_00_),
.ZN(_09_)
);
NOR3_X1_34_ (
.A1(current_state[1]),
.A2(current_state[2]),

```

```

.A3(_02_),
.ZN(_10_)

);

NOR3_X1_35_ (
.A1(current_state[2]),
.A2(_02_),
.A3(_01_),
.ZN(_11_)

);

AOI211_X1_36_ (
.A(current_state[2]),
.B(_01_),
.C1(_02_),
.C2(current_state[0]),
.ZN(_12_)

);

OR3_X1_37_ (
.A1(_09_),
.A2(_10_),
.A3(_12_),
.ZN(_13_)

);

AOI21_X1_38_ (
.A(_10_),
.B1(_08_),
.B2(fsm_input[0]),
.ZN(_14_)

```

```

);

AOI21_X1_39_ (
    .A(_07_),
    .B1(_13_),
    .B2(_14_),
    .ZN(_28_[0])
);

AND2_X1_40_ (
    .A1(fsm_input[0]),
    .A2(fsm_input[1]),
    .ZN(_15_)
);

NAND2_X1_41_ (
    .A1(fsm_input[0]),
    .A2(fsm_input[1]),
    .ZN(_16_)
);

NOR2_X1_42_ (
    .A1(fsm_input[0]),
    .A2(fsm_input[1]),
    .ZN(_17_)
);

NAND2_X1_43_ (
    .A1(fsm_input[1]),
    .A2(_08_),
    .ZN(_18_)
);

```

```
AOI22_X1_44_ (
    .A1(fsm_input[0]),
    .A2(_10_),
    .B1(_11_),
    .B2(_17_),
    .ZN(_19_)
);
```

```
OAI211_X1_45_ (
    .A(_18_),
    .B(_19_),
    .C1(_13_),
    .C2(_16_),
    .ZN(_28_[1])
);
```

```
NAND3_X1_46_ (
    .A1(fsm_input[0]),
    .A2(_07_),
    .A3(_08_),
    .ZN(_20_)
);
```

```
AOI21_X1_47_ (
    .A(_11_),
    .B1(_15_),
    .B2(_09_),
    .ZN(_21_)
);
```

```
OAI21_X1_48_ (
```

```

.A(_11_),
.B1(fsm_input[1]),
.B2(fsm_input[0]),
.ZN(_22_)

);

XNOR2_X1_49_ (
.A(fsm_input[0]),
.B(fsm_input[1]),
.ZN(_23_)

);

NAND2_X1_50_ (
.A1(_09_),
.A2(_23_),
.ZN(_24_)

);

NAND3_X1_51_ (
.A1(_20_),
.A2(_22_),
.A3(_24_),
.ZN(_28_[2])

);

OR4_X1_52_ (
.A1(fsm_input[0]),
.A2(_09_),
.A3(_10_),
.A4(_12_),
.ZN(_25_)

```

```

);

OAI211_X1_53_ (
    .A(_21_),
    .B(_25_),
    .C1(fsm_input[1]),
    .C2(_14_),
    .ZN(_29_[0])
);

AOI221_X1_54_ (
    .A(_10_),
    .B1(_11_),
    .B2(_23_),
    .C1(_09_),
    .C2(fsm_input[1]),
    .ZN(_26_)
);

INV_X1_55_ (
    .A(_26_),
    .ZN(_29_[1])
);

NOR3_X1_56_ (
    .A1(current_state[0]),
    .A2(current_state[1]),
    .A3(current_state[2]),
    .ZN(_27_)
);

NOR2_X1_57_ (

```

```

.A1(_13_),
.A2(_27_),
.ZN(_03_)

);

INV_X1_58_ (
.A(reset),
.ZN(_05_)

);

INV_X1_59_ (
.A(reset),
.ZN(_06_)

);

(* src = "my_fsm.v:27.1-110.4" *)
always @*
if (!_03_) fsm_output[0] = _29_[0];
(* src = "my_fsm.v:27.1-110.4" *)
always @*
if (!_03_) fsm_output[1] = _29_[1];
(* src = "my_fsm.v:27.1-110.4" *)
always @*
if (!_03_) next_state[0] = _28_[0];
(* src = "my_fsm.v:27.1-110.4" *)
always @*
if (!_03_) next_state[1] = _28_[1];
(* src = "my_fsm.v:27.1-110.4" *)
always @*
if (!_03_) next_state[2] = _28_[2];

```

```

(* src = "my_fsm.v:18.1-24.4" *)
DFFR_X1_65_ (
    .CK(clk),
    .D(next_state[0]),
    .Q(current_state[0]),
    .QN(_02_),
    .RN(_04_)
);
(* src = "my_fsm.v:18.1-24.4" *)
DFFR_X1_66_ (
    .CK(clk),
    .D(next_state[1]),
    .Q(current_state[1]),
    .QN(_01_),
    .RN(_05_)
);
(* src = "my_fsm.v:18.1-24.4" *)
DFFR_X1_67_ (
    .CK(clk),
    .D(next_state[2]),
    .Q(current_state[2]),
    .QN(_00_),
    .RN(_06_)
);
endmodule

```

Photos:

The screenshot shows a Linux desktop interface with a terminal window open in the foreground. The terminal window displays a Verilog synthesis netlist for a state machine. The code includes declarations for wires, logic gates, and sequential elements like D flip-flops. The terminal window has tabs for 'NangateOpenCellLibraryFunctional.lib', 'INSTALL.txt', and 'synth.v'. The background shows a Gmail inbox with 7,887 messages.

```

3 (* top = 1 *)
4 (* src = "my_fsm.v:3.1-112.10" *)
5 module my_fsm(clk, reset, fsm_input, fsm_output);
6   input 1bit clk;
7   input 1bit reset;
8   input 1bit fsm_input;
9   output 1bit fsm_output;
10  wire _01;
11  wire _02;
12  wire _03;
13  wire _04;
14  wire _05;
15  wire _06;
16  wire _07;
17  wire _08;
18  wire _09;
19  wire _10;
20  wire _11;
21  wire _12;
22  wire _13;
23  wire _14;
24  wire _15;
25  wire _16;
26  wire _17;
27  wire _18;
28  wire _19;
29  wire _20;
30  wire _21;
31  wire _22;
32  wire _23;
33  wire _24;
34  wire _25;
35  wire _26;
36  wire _27;
37 (* force_downto = 32'd1 *)
38 (* src = "my_fsm.v:0.0-0.0|my_fsm.v:28.5-109.12|/usr/local/bin/../share/yosys/techmap.v:575.21-575.22" *)
39 (* src = "my_fsm.v:0.0-0.0|my_fsm.v:28.5-109.12|/usr/local/bin/../share/yosys/techmap.v:575.21-575.22" *)
40 (* src = "my_fsm.v:1::29; *)
41 (* src = "my_fsm.v:4.16-4.19" *)
42 (* src = "my_fsm.v:11.11-11.24" *)
43 (* src = "my_fsm.v:16.22-6.31" *)
44 (* src = "my_fsm.v:6.22-6.31" *)
45 (* src = "my_fsm.v:10" *)
46 input 1bit fsm_input;

```

This screenshot is similar to the one above, showing the same terminal window with the synthesis netlist. The code is identical, but the terminal window title bar now shows 'Verilog' instead of 'Synthesis'.

```

215 .A2(_27_), .ZN(_03_);
216 );
217 );
218 INV_X1_58 (
219   .A(reset),
220   .ZN(_05_);
221 );
222 INV_X1_59 (
223   .A(reset),
224   .ZN(_06_);
225 );
226 (* src = "my_fsm.v:27.1-110.4" *)
227 always @*
228   begin
229     if (!reset) fsm_output[0] = _29[0];
230     (* src = "my_fsm.v:27.1-110.4" *)
231     always @*
232       begin
233         if (!reset) fsm_output[1] = _29[1];
234         (* src = "my_fsm.v:27.1-110.4" *)
235         always @*
236           begin
237             if (!reset) next_state[0] = _28[0];
238             (* src = "my_fsm.v:27.1-110.4" *)
239             always @*
240               begin
241                 if (!reset) next_state[1] = _28[1];
242                 (* src = "my_fsm.v:18.1-24.4" *)
243                 DFRR_X1_65 (
244                   .CK(clk),
245                   .D(next_state[0]),
246                   .Q(current_state[0]),
247                   .QNQ_02_,
248                   .RNC_04_);
249               );
250               (* src = "my_fsm.v:18.1-24.4" *)
251               DFRR_X1_66 (
252                 .CK(clk),
253                 .D(next_state[1]),
254                 .Q(current_state[1]),
255                 .QNQ_01_,
256                 .RNC_05_);
257             );
258             (* src = "my_fsm.v:18.1-24.4" *)
259             DFRR_X1_67 (
260               .CK(clk),
261               .D(next_state[2]),
262             );
263           );
264         );
265       );
266     );
267   );
268 end

```

The synthesis file is a netlist of logic gates that can be mapped onto physical hardware, YOSYS synthesis tool translates the RTL code of the fsm to gate netlist.

The netlist is a collection of wires , signal declarations like clk,reset, combinational logic like AND,OR,NOR ,AOR gates , sequential circuit elements like D Flip Flops .

It shows how the FSM transitions between states using combinational logic, flip-flops, and generates outputs based on inputs and current state. The various logic gates (AND, OR, NOR, AOI, etc.) implement the FSM's logic, while the D flip-flops store the current state, triggered by the clock and reset signals. The Yosys tool is fed the .lib file and the verilog source file in a .tcl which is parsed and the cells of the 45nm technology are used for the instantiation of logical and sequential logical elements. The synthesis file can be seen using ls -lrt command and opened .

(f)

Using one-hot encoding:

```
// now we will do one hot encoding
// every state is represented by singke bit set to 1 , with all others 0
// so new states are : 00001,00010,00100,01000,10000
// // we have states s1,s2,s3,s4,s5
// // States : {00001,00010,00100,01000,10000}
module my_fsm(
    input wire clk,
    input wire reset,
    input wire [1:0] fsm_input,
    output reg [1:0] fsm_output
);

// State definitions
reg [5:0] current_state, next_state;
parameter s0 = 5'b000001;
parameter s1 = 5'b000010;
parameter s2 = 5'b000100;
parameter s3 = 5'b001000;
parameter s4 = 5'b100000;

// Initialize current_state on reset
always @(posedge clk or posedge reset) begin
    if (reset) begin
        current_state <= s0; // Reset to initial state
    end else begin
```

```

        current_state <= next_state; // Update current state
    end
end

// Combinational block for state transition and output logic
always @(*) begin
    case (current_state)
        s0: begin
            if (fsm_input == 2'b00) begin
                next_state = s0;
                fsm_output = 2'b01;
            end else if (fsm_input == 2'b01) begin
                next_state = s0;
                fsm_output = 2'b00;
            end else if (fsm_input == 2'b10) begin
                next_state = s1;
                fsm_output = 2'b01;
            end else begin
                next_state = s3;
                fsm_output = 2'b00;
            end
        end
        s1: begin
            if (fsm_input == 2'b00) begin
                next_state = s0;
                fsm_output = 2'b11;
            end else if (fsm_input == 2'b10) begin
                next_state = s1;
                fsm_output = 2'b10;
            end else if (fsm_input == 2'b01) begin
                next_state = s2;
                fsm_output = 2'b11;
            end else begin
                next_state = s3;
                fsm_output = 2'b10;
            end
        end
    end

```

```

end
s2: begin
    if (fsm_input == 2'b00) begin
        next_state = s0;
        fsm_output = 2'b00;
    end else if (fsm_input == 2'b10) begin
        next_state = s2;
        fsm_output = 2'b00;
    end else if (fsm_input == 2'b01) begin
        next_state = s4;
        fsm_output = 2'b01;
    end else begin
        next_state = s3;
        fsm_output = 2'b00;
    end
end
s3: begin
    if (fsm_input == 2'b00) begin
        next_state = s2;
        fsm_output = 2'b11;
    end else if (fsm_input == 2'b10) begin
        next_state = s4;
        fsm_output = 2'b01;
    end else if (fsm_input == 2'b01) begin
        next_state = s4;
        fsm_output = 2'b01;
    end else begin
        next_state = s4;
        fsm_output = 2'b11;
    end
end
s4: begin
    if (fsm_input == 2'b00) begin
        next_state = s4;
        fsm_output = 2'b00;
    end else if (fsm_input == 2'b10) begin


```

```

        next_state = s0;
        fsm_output = 2'b10;
    end else if (fsm_input == 2'b01) begin
        next_state = s0;
        fsm_output = 2'b00;
    end else begin
        next_state = s4;
        fsm_output = 2'b11;
    end
end
endcase
end

endmodule

```



Activities Terminal Sep 24 00:48 pranav22366_0ld@liltt-ThinkCentre-M70s-Gen-3: ~/yosys_codes

```

/* Generated by Yosys 0.45+139 (git sha1 4d581a97d, g++ 11.4.0-ubuntu1-22.04 -fPIC -O3) */

module my_fsm (clk, reset, fsm_input, fsm_output);
    wire _00;
    wire _01;
    wire _02;
    wire _03;
    wire _04;
    wire _05;
    wire _06;
    wire _07;
    wire _08;
    wire _09;
    wire _10;
    wire _11;
    wire _12;
    wire _13;
    wire _14;
    wire _15;
    wire _16;
    wire _17;
    wire _18;
    wire _19;
    wire _20;
    wire _21;
    wire _22;
    wire _23;
    wire _24;
    wire _25;
    wire _26;
    wire _27;
    wire _28;
    wire _29;
    wire _30;
    wire _31;
    wire [2:0] _32;
    wire [1:0] _33;
    input clk;
    wire [2:0] current_state;
    input [1:0] fsm_input;
    wire [1:0] fsm_input;
    output [1:0] fsm_output;
    wire [1:0] fsm_output;
    wire [2:0] next_state;
    input reset;
    wire reset;
    INV_X1_34 (
        .A(reset),
        .ZN(_02)
    );
    INV_X1_35 (
        .A(current_state[2]),
        .ZN(_05)
    );

```

10,1 Top



Activities Terminal Sep 24 00:48 pranav22366_0ld@liltt-ThinkCentre-M70s-Gen-3: ~/yosys_codes

```

        .A(_09),
        .ZN(_01)
    );
    INV_X1_67 (
        .A(reset),
        .ZN(_04)
    );
    \$_DLATCH_N_ \ fsm_output_reg[0] /* _68_ */ (
        .D(_33[0]),
        .E(_00),
        .Q(fsm_output[0])
    );
    \$_DLATCH_N_ \ fsm_output_reg[1] /* _69_ */ (
        .D(_33[1]),
        .E(_00),
        .Q(fsm_output[1])
    );
    \$_DLATCH_N_ \ next_state_reg[0] /* _70_ */ (
        .D(_32[0]),
        .E(_01),
        .Q(next_state[0])
    );
    \$_DLATCH_N_ \ next_state_reg[1] /* _71_ */ (
        .D(_32[1]),
        .E(_01),
        .Q(next_state[1])
    );
    \$_DLATCH_N_ \ next_state_reg[2] /* _72_ */ (
        .D(_32[2]),
        .E(_01),
        .Q(next_state[2])
    );
    DFFR_X1_73_ (
        .CK(clk),
        .D(next_state[0]),
        .Q(current_state[0]),
        .RN(_00),
        .RN(_03)
    );
    DFFR_X1_74_ (
        .CK(clk),
        .D(next_state[1]),
        .Q(current_state[1]),
        .RN(_31),
        .RN(_02)
    );
    DFFR_X1_75_ (
        .CK(clk),
        .D(next_state[2]),
        .Q(current_state[2]),
        .RN(_29),
        .RN(_04)
    );
endmodule

```

274,1 Bot



Activities Terminal Sep 24 01:16 pranav22366_0ld@liltt-ThinkCentre-M70s-Gen-3: ~/yosys_codes

```

ABC: + &get -n
ABC: + adch -f
ABC: + anf
ABC: + aput
ABC: + write_bif <abc-temp-dir>/output.blif

9.1.2. Re-integrating ABC results.
ABC RESULTS:   NAND1_X1 cells:      1
ABC RESULTS:   NOR2_X1 cells:      1
ABC RESULTS:   INV_X1 cells:       1
ABC RESULTS:   NAND2_X1 cells:      3
ABC RESULTS:   AO121_X1 cells:      3
ABC RESULTS:   OA122_X1 cells:      1
ABC RESULTS:   NOR3_X1 cells:       1
ABC RESULTS:   NOR2_X1 cells:       2
ABC RESULTS:   INV_X1 cells:        7
ABC RESULTS:   internal signals:    93
ABC RESULTS:   input signals:      6
ABC RESULTS:   output signals:     9
Removing temp directory.
Removed 0 unused cells and 98 unused wires.

10. Printing statistics.

*** my_fsm ===
Number of wires:          26
Number of wire bits:       35
Number of public wires:    6
Number of public wire bits: 12
Number of ports:           4
Number of port bits:       6
Number of memories:        0
Number of memory bits:     0
Number of processes:       0
Number of cells:           28
  _DLATCH_N_
  AO121_X1
  DFFR_X1
  INV_X1
  MUX2_X1
  NAND2_X1
  NAND3_X1
  NOR2_X1
  NOR3_X1
  OA122_X1
  OR2_X1

Area for cell type _DLATCH_N_ is unknown!
Chip area for module '\my_fsm': 33.250000
of which used for sequential elements: 15.960000 (48.00%)

```

yosys>

Activities Terminal Sep 24 01:19 pranav22366_0ld@liltt-ThinkCentre-M70s-Gen-3: ~/yosys_codes

```

10. Printing statistics.

*** my_fsm ===
Number of wires:          26
Number of wire bits:       35
Number of public wires:    6
Number of public wire bits: 12
Number of ports:           4
Number of port bits:       6
Number of memories:        0
Number of memory bits:     0
Number of processes:       0
Number of cells:           28
  _DLATCH_N_
  AO121_X1
  DFFR_X1
  INV_X1
  MUX2_X1
  NAND2_X1
  NAND3_X1
  NOR2_X1
  NOR3_X1
  OA122_X1
  OR2_X1

Area for cell type _DLATCH_N_ is unknown!
Chip area for module '\my_fsm': 33.250000
of which used for sequential elements: 15.960000 (48.00%)

yosys> write_verilog -noattr -noexpr -nohex -nodec netlist_final_opt.v
11. Executing Verilog backend.
Dumping module '\my_fsm'.
yosys> exit

Warnings: 8 unique messages, 72 total
End of multiple loops. FS=0x2332, CPU: user 0.00us system 0.01us, MEM: 21.09 MB peak
Yosys 0.6+dfsg-3 (git sha1 4d58097d) on a 64-bit Ubuntu 18.04.6/FPIC -O3
Time spent: 50% fix abc (0 sec), 22% 4x read_verilog (0 sec) ...
pranav22366_0ld@liltt-ThinkCentre-M70s-Gen-3: ~/yosys_codes$ ls -lrt
total 176
-rw-r--r-- 1 pranav22366_0ld pranav22366 3342 Sep 23 16:56 my_fsm.v
-rw-r--r-- 1 pranav22366_0ld pranav22366 1388 Sep 23 16:56 my_fsm.v
-rw-r--r-- 1 pranav22366_0ld pranav22366 448 Sep 24 00:07 yosys_commands.tcl
-rw-r--r-- 1 pranav22366_0ld pranav22366 4766 Sep 24 00:08 synth.v
-rw-r--r-- 1 pranav22366_0ld pranav22366 3362 Sep 24 00:27 my fsm2.v
-rw-r--r-- 1 pranav22366_0ld pranav22366 571 Sep 24 00:40 not_opt.tcl
-rw-r--r-- 1 pranav22366_0ld pranav22366 4392 Sep 24 00:45 netlist_final_unopt.v
-rw-r--r-- 1 pranav22366_0ld pranav22366 414 Sep 24 00:14 opt.tcl
-rw-r--r-- 1 pranav22366_0ld pranav22366 3005 Sep 24 00:19 netlist_final.opt.v

```

pranav22366_0ld@liltt-ThinkCentre-M70s-Gen-3: ~/yosys_codes\$

```

Generated by Yosys 0.45+139 (git sha1 4d581a97d, g++ 11.4.0-1ubuntu1-22.04 -fPIC -O3) */

module my_fsm(clk, reset, fsm_input, fsm_output);
    wire _00;
    wire _01;
    wire _02;
    wire _03;
    wire _04;
    wire _05;
    wire _06;
    wire _07;
    wire _08;
    wire _09;
    wire _10;
    wire _11;
    wire _12;
    wire _13;
    wire _14;
    wire _15;
    wire _16;
    wire _17;
    wire [3:0] _18;
    wire [1:0] _19;
    input clk;
    wire clk;
    wire [2:0] current_state;
    input [1:0] fsm_input;
    output [1:0] fsm_output;
    wire [1:0] next_state;
    input reset;
    wire reset;
    INV_X0_20 (
        .A(reset),
        .ZN(_01)
    );
    INV_X1_21 (
        .A(current_state[0]),
        .ZN(_04)
    );
    INV_X1_22 (
        .A(current_state[1]),
        .ZN(_05)
    );
    INV_X1_23 (
        .A(fsm_input[0]),
        .ZN(_06)
    );
    NOR2_X1_24 (
        .A1(current_state[!]),
        .A2(current_state[0]),
        .ZN(_07)
    );
endmodule

```

"netlist_final.opt.v" 181L, 3005B

The one hot encoding code just changes the 3 bit states to 5 bit states . The synthesis file for the one hot encoding file has more number of flip flops as number of bits of state has increased from 3 to 5.

Example in the synthesis file:

```

verilog
Copy code
// Binary Encoding
DFFR_X1 _65_ ( .CK(clk), .D(next_state[0]), .Q(current_state[0]), .RN(reset));
DFFR_X1 _66_ ( .CK(clk), .D(next_state[1]), .Q(current_state[1]), .RN(reset));

// One-Hot Encoding
DFFR_X1 _67_ ( .CK(clk), .D(state1), .Q(current_state[1]), .RN(reset));
DFFR_X1 _68_ ( .CK(clk), .D(state2), .Q(current_state[2]), .RN(reset));

```

```
DFFR_X1 _69_ (.CK(clk), .D(state3), .Q(current_state[3]), .R  
N(reset));
```

Flip-Flop Usage: One-hot encoding increases the number of flip-flops because each state gets its own flip-flop, while binary encoding minimizes flip-flop usage.

Reset Logic: Also , now the reset logic has to be changed to ensure all flip flops except one are reset.The reset logic will now have to initialize $N-1$ flip-flops to 0 and one flip-flop to 1.

Synthesis file has extra INV gates to reset flip flops .

Example:

```
// Binary Encoding  
INV_X1  
30 (.A(reset), .ZN(04));  
  
// One-Hot Encoding  
INV_X1  
30 (.A(reset), .ZN(state_1_reset));
```

Area: Also the difference in chip area due to the difference in chip area : 33.25 and 48 .