Computer Organization and Architecture Laboratory

Assignment 3

<u>Group 55:-</u>

Kulkarni Pranav Suryakant - 20CS30029 Vineet Amol Pippal - 20CS30058

Question 1


a). Half Adder

A Half Adder takes two bits (a and b) as input and gives the sum bit, s and the carry-out bit, c as output.

Truth Table for Half Adder:

а	b	s	С
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

• Circuit Diagram:



 The boolean expressions for Sum and Carry bit can be deduced using the truth table:


b). Full Adder

A Full Adder takes three bits (a, b and carry-in bit c_0) as input and gives the sum, s and the carry, c as output.

Truth Table for Full Adder:

а	b	C ₀	s	С
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

• Circuit Diagram:



 The boolean expressions for Sum and Carry bit can be deduced using the truth table:

c). Longest Delays in the circuits

1. 64 Bit Full Adder:

Net Delay: 22.343ns Logic Delay: 2.969ns Route Delay: 18.374ns

Route Belay.	10.07 1110			
		Gate	Net	
Cell:in->out	fanout	Delay	Delay	Logical Name (Net Name)
IBUF:I->0	2	0.001	0.925	a_1_IBUF (a_1_IBUF)
LUT5:I0->0	3	0.124	0.550	s1/s1/s1/f2/cout1 (s1/s1/s1/tempCarry<1>)
LUT5:I3->0	3	0.124	0.550	s1/s1/s1/f4/cout1 (s1/s1/s1/tempCarry<3>)
LUT5:I3->0	3	0.124	0.550	s1/s1/s1/f6/cout1 (s1/s1/s1/tempCarry<5>)
LUT5:I3->0	3	0.124	0.550	s1/s1/s1/f8/cout1 (s1/s1/tempCarry)
LUT5:I3->0	3	0.124	0.550	s1/s1/s2/f2/cout1 (s1/s1/s2/tempCarry<1>)
LUT5:I3->0	3	0.124	0.550	s1/s1/s2/f4/cout1 (s1/s1/s2/tempCarry<3>)
LUT5:I3->0	3	0.124	0.550	s1/s1/s2/f6/cout1 (s1/s1/s2/tempCarry<5>)
LUT5:I3->0	3	0.124	0.550	s1/s1/s2/f8/cout1 (s1/tempCarry)
LUT5:I3->0	3	0.124	0.550	s1/s2/s1/f2/cout1 (s1/s2/s1/tempCarry<1>)
LUT5:I3->0	3	0.124	0.550	s1/s2/s1/f4/cout1 (s1/s2/s1/tempCarry<3>)
LUT5:I3->0	3	0.124	0.550	s1/s2/s1/f6/cout1 (s1/s2/s1/tempCarry<5>)
LUT5:I3->0	3	0.124	0.550	s1/s2/s1/f8/cout1 (s1/s2/tempCarry)
LUT5:I3->0	3	0.124	0.550	s1/s2/s2/f2/cout1 (s1/s2/s2/tempCarry<1>)
LUT5:I3->0	3	0.124	0.550	s1/s2/s2/f4/cout1 (s1/s2/s2/tempCarry<3>)
LUT5:I3->0	3	0.124	0.550	s1/s2/s2/f6/cout1 (s1/s2/s2/tempCarry<5>)
LUT5:I3->0	3	0.124	0.550	s1/s2/s2/f8/cout1 (tempCarry)
LUT5:I3->0	3	0.124	0.550	s2/s1/s1/f2/cout1 (s2/s1/s1/tempCarry<1>)
LUT5:I3->0	3	0.124	0.550	s2/s1/s1/f4/cout1 (s2/s1/s1/tempCarry<3>)
LUT5:I3->0	3	0.124	0.550	s2/s1/s1/f6/cout1 (s2/s1/s1/tempCarry<5>)
LUT5:I3->0	3	0.124	0.550	s2/s1/s1/f8/cout1 (s2/s1/tempCarry)
LUT5:I3->0	3	0.124	0.550	s2/s1/s2/f2/cout1 (s2/s1/s2/tempCarry<1>)
LUT5:I3->0	3	0.124	0.550	s2/s1/s2/f4/cout1 (s2/s1/s2/tempCarry<3>)
LUT5:I3->0	3	0.124	0.550	s2/s1/s2/f6/cout1 (s2/s1/s2/tempCarry<5>)
LUT5:I3->0	3	0.124	0.550	s2/s1/s2/f8/cout1 (s2/tempCarry)
LUT5:I3->0	3	0.124	0.550	s2/s2/s1/f2/cout1 (s2/s2/s1/tempCarry<1>)
LUT5:I3->0	3	0.124	0.550	s2/s2/s1/f4/cout1 (s2/s2/s1/tempCarry<3>)
LUT5:I3->0	3	0.124	0.550	s2/s2/s1/f6/cout1 (s2/s2/s1/tempCarry<5>)
LUT5:I3->0	3	0.124	0.550	s2/s2/s1/f8/cout1 (s2/s2/tempCarry)
LUT5:I3->0	3	0.124	0.550	s2/s2/s2/f2/cout1 (s2/s2/s2/tempCarry<1>)
LUT5:I3->0	3	0.124	0.550	s2/s2/s2/f4/cout1 (s2/s2/s2/tempCarry<3>)
LUT5:I3->0	3	0.124	0.550	s2/s2/s2/f6/cout1 (s2/s2/s2/tempCarry<5>)
LUT5:I3->0	1	0.124	0.399	s2/s2/s2/f8/h2/Mxor_sum_xo<0>1 (sum_63_OBUF)
OBUF:I->0		0.000		sum_63_0BUF (sum<63>)
T-4-1				1i- 40 074
Total		22.343ns		Ons logic, 18.374ns route)
			(17.8%	logic, 82.2% route)

2. 32 Bit Full Adder:

Net delay: 11.559ns Logic Delay: 1.985ns Route Delay: 9.574ns

Cell:in->out	fanout	Gate Delay	-	Logical Name (Net Name)
IBUF:I->0	2	0.001		a_1_IBUF (a_1_IBUF)
LUT5:I0->0	3	0.124	0.550	s1/s1/f2/cout1 (s1/s1/tempCarry<1>)
LUT5:I3->0	3	0.124	0.550	s1/s1/f4/cout1 (s1/s1/tempCarry<3>)
LUT5:I3->0	3	0.124	0.550	s1/s1/f6/cout1 (s1/s1/tempCarry<5>)
LUT5:I3->0	3	0.124	0.550	s1/s1/f8/cout1 (s1/tempCarry)
LUT5:I3->0	3	0.124	0.550	s1/s2/f2/cout1 (s1/s2/tempCarry<1>)
LUT5:I3->0	3	0.124	0.550	s1/s2/f4/cout1 (s1/s2/tempCarry<3>)
LUT5:I3->0	3	0.124	0.550	s1/s2/f6/cout1 (s1/s2/tempCarry<5>)
LUT5:I3->0	3	0.124	0.550	s1/s2/f8/cout1 (tempCarry)
LUT5:I3->0	3	0.124	0.550	s2/s1/f2/cout1 (s2/s1/tempCarry<1>)
LUT5:I3->0	3	0.124	0.550	s2/s1/f4/cout1 (s2/s1/tempCarry<3>)
LUT5:I3->0	3	0.124	0.550	s2/s1/f6/cout1 (s2/s1/tempCarry<5>)
LUT5:I3->0	3	0.124	0.550	s2/s1/f8/cout1 (s2/tempCarry)
LUT5:I3->0	3	0.124	0.550	s2/s2/f2/cout1 (s2/s2/tempCarry<1>)
LUT5:I3->0	3	0.124	0.550	s2/s2/f4/cout1 (s2/s2/tempCarry<3>)
LUT5:I3->0	3	0.124	0.550	s2/s2/f6/cout1 (s2/s2/tempCarry<5>)
LUT5:I3->0	1	0.124	0.399	s2/s2/f8/h2/Mxor_sum_xo<0>1 (sum_31_0BUF)
OBUF:I->0		0.000		sum_31_0BUF (sum<31>)
Total		11.559ns	(1.985	ns logic, 9.574ns route)
			(17.2%	logic, 82.8% route)

3. 16 Bit Full Adder:

Net Delay: 6.167ns Logic Delay: 0.993ns Route Delay: 5.174ns

Cell:in->out	fanout	Gate Delay	Net Delay	Logical Name (Net Name)
IBUF:I->0 LUT5:I0->0 LUT5:I3->0 LUT5:I3->0 LUT5:I3->0 LUT5:I3->0 LUT5:I3->0 LUT5:I3->0 LUT5:I3->0 OBUF:I->0	2 3 3 3 3 3 3 3 1	0.001 0.124 0.124 0.124 0.124 0.124 0.124 0.124 0.124 0.124	0.550 0.550 0.550 0.550 0.550 0.550	/
Total		6.167ns		ins logic, 5.174ns route) S logic, 83.9% route)


4. 8 Bit Full Adder:

Net Delay: 3.471ns Logic Delay: 0.497ns Route Delay: 2.974ns


Cell:in->out	fanout	Gate Delay	Net Delay	Logical Name (Net Name)
IBUF:I->0	2	0.001	0.925	a_1_IBUF (a_1_IBUF)
LUT5:I0->0	3	0.124	0.550	f2/cout1 (tempCarry<1>)
LUT5:I3->0	3	0.124	0.550	f4/cout1 (tempCarry<3>)
LUT5:I3->0	3	0.124	0.550	f6/cout1 (tempCarry<5>)
LUT5:I3->0	1	0.124	0.399	f8/cout1 (cout_OBUF)
OBUF:I->0		0.000		cout_OBUF (cout)
Total		3.471ns	•	ns logic, 2.974ns route) logic, 85.7% route)

Wave Outputs:


1. Half Adder:




2. Full Adder:




3. 8 bit Full Adder:




4. 16 bit Full Adder:



5. 32 bit Full Adder:



6. 64 bit Full Adder:



d). Difference between two n-bit numbers:


To calculate the difference between two numbers a and b, we can note that,

$$a - b = a + (-b)$$


Therefore, to perform a subtraction operation, we can add a with the 2's complement of b:

$$\Rightarrow$$
 a + (2's complement of b)
= a + (1's complement of b) + 1

Therefore, a ripple carry adder can take a, 2's complement of b as number inputs and 1 as the input carry to calculate a - b i.e. the difference between two n-bit numbers.



Difference between two n-bit numbers using a ripple carry adder.



Simulated output

Question 2

a) 4-bit Carry Look-Ahead Adder (CLA):

For a carry look-ahead adder, we define two variables as Carry Generate (G) and Carry Propagate (P) where,

$$G_i = A_i \cdot B_i$$

 $P_i = A_i \oplus B_i$

For the ith stage, G_i represents the condition of generation of a carry independent of other states and P_i represents the condition of an input carry C_i being propagated to the output carry C_{i+1} .

Therefore,

$$C_{i+1} = G_i + P_iC_i$$

Taking C₀ as the initial carry bit, we have:


$$C_{1} = G_{0} + P_{0}C_{0}$$

$$C_{2} = G_{1} + P_{1}G_{0} + P_{1}P_{0}C_{0}$$

$$C_{3} = G_{2} + P_{2}G_{1} + P_{2}P_{1}G_{0} + P_{2}P_{1}P_{0}C_{0}$$

$$C_{4} = Carry_out = G_{3} + P_{3}G_{2} + P_{3}P_{2}G_{1} + P_{3}P_{2}P_{1}G_{0} + P_{3}P_{2}P_{1}P_{0}C_{0}$$

Henceforth, we can design a 4-bit CLA, taking two 4-bit numbers and a carry as input and giving a 4-bit sum and a carry as output.



4-bit Carry Look-ahead Adder

b) Comparing delays between 4-bit CLA and 4-bit RCA:

Here, we compare the delays of a 4-bit Ripple Carry Adder and a 4-bit Carry Look-Ahead Adder after setting the **KEEP_HIERARCHY** option in the synthesizer to **TRUE**.

• Delay for 4-bit RCA: 5.565ns

For an RCA, the carry bits travel from the first full adder to the last full adder, followed by computation of the output carry in the last full adder. For sum, the carry bits travel from the first full adder to the last, followed by computation of the last bit of sum in the last full adder.

Delay for 4-bit CLA: 2.123ns

For a CLA, the critical path for the carry bit is given by the path taken by the Propagate and Generate bits in arriving at the 4 leftmost AND gates and their result going to the OR gate. The critical path for the sum is given by the path taken by Pi and Gi bits to arrive at the 3 AND gates (before the OR gate which gives us C3) and their result going to the OR gate, followed by C3 reaching the next OR gate (along with P3).


Module	Path Delay
4-bit RCA	2.123ns
4-bit CLA	5.565ns

c) 16-bit Carry Look-ahead Adder:

i) 4-bit Carry Look-ahead Adder (Augmented):

For a carry look-ahead adder (augmented), the block propagate and generate are given as output for the carry look-ahead unit to use, instead of generating an output carry. The same design can hence be combined to construct 16, 32, 64 bit adders, etc. The block propagate and generate from lower levels can be used instead of a rippling carry:

p = P[3] & P[2] & P[1] & P[0]g = G[3] | (P[3]&G[2]) | (P[3]&P[2]&G[1]) | (P[3]&P[2]&P[1]&G[0])



4-bit Carry Look-ahead Adder (Augmented)

ii) Design and integration of Lookahead Carry Unit:

To make a 16-bit CLA, we cascade four 4-bit CLAs, but instead of rippling the carry output from one block to the other, delay in circuit is minimized by a look-ahead unit. The look-ahead unit calculates these carries simultaneously and so there is no delay in waiting for the carry from previous blocks. Moreover, the same design could be used for building higher order adders.

$$carry_i = G_{i-1} \mid P_{i-1} \& carry_{i-1}, 1 \le i \le 4$$

Expanding recursively we get,


$$carry_{1} = G_{0} \mid (P_{0} \& carry_{0}) = G_{0} \mid (P_{0} \& cin)$$

$$carry_{2} = G_{1} \mid (P_{0} \& G_{0}) \mid (P_{1} \& P_{0} \& cin)$$

$$carry_{3} = G_{2} \mid (P_{2} \& G_{1}) \mid (P_{2} \& P_{1} \& G_{0}) \mid (P_{2} \& P_{1} \& P_{0} \& cin)$$

$$carry_{4} = G_{3} \mid (P_{3} \& G_{2}) \mid (P_{3} \& P_{2} \& G_{1}) \mid (P_{3} \& P_{2} \& P_{1} \& P_{0} \& cin)$$


For propagate and generate:



16-bit Carry Look-ahead Adder (with LCU)

iii) 16-bit Carry Look-Ahead Adder (rippling carry):

To make a 16-bit CLA, we cascade four 4-bit CLAs by rippling the output carry from one block to another as shown below (carry[2:0] represents internal carries being rippled from one block to another):



16-bit Carry Look-ahead Adder (with rippling carry)

Comparison of delays for 16-bit CLA with LCU and 16-bit CLA with

Delay for 16-bit CLA using the look-ahead carry unit: 5.446ns

Four CLAs provide P_i and C_i. Cout is computed by:

cout =
$$G_3$$
 + P_3G_2 + $P_3P_2G_1$ + $P_3P_2P_1G_0$ + $P_3P_2P_1P_0C_0$

and so the gates used to compute cout comprise the critical path. CLAs also give the sum through the same path as cout. Overall, the additional LCU unit reduces the delay.

Delay for 16-bit CLA using ripple carry: 6.167ns

The carry bits C_4 , C_8 , C_{12} ripple through all 4-bit CLAs to reach the last one, where further computation is done to get cout. Sum also takes the same path.

Module	Path Delay
16-bit CLA using look-ahead carry unit	5.446ns
16-bit CLA using ripple carry	6.167ns

iv) Speed and LUT comparison between 16-bit CLA (with LCU) and 16-bit RCA

Delay for 16-bit CLA using the look-ahead carry unit: 5.446ns

As described previously, P_i and C_i are provided by the four CLAs simultaneously. Cout is computed by:

cout =
$$G_3$$
 + P_3G_2 + $P_3P_2G_1$ + $P_3P_2P_1G_0$ + $P_3P_2P_1P_0C_0$

Therefore, the gates used to compute cout comprise the critical path. CLAs also give the sum through the same path as cout.

Delay for 16-bit RCA: 18.717ns

For carry, the critical path comprises the path taken by the carry bits to travel from the first to the last full adder, and to compute output carry in the last full adder thereafter. Similarly, the path taken by the carry bits to travel from the first to the last full adder and the computation of sum comprise the critical path for sum.

LUT Cost Comparison:

Slice LUTs utilized for 16-bit CLA with look-ahead carry unit: 43 out of 63400 Slice LUTs utilized for 16-bit RCA: 80 out of 63400

Module	Delay Time	LUT Cost
16 Bit CLA	5.446ns 0.745ns (logic) 4.701ns (route)	43 = 10 (LUT3) + 9 (LUT4) + 24 (LUT5)
16 Bit RCA	18.717ns 4.093ns (logic) 14.624ns (route)	80 = 80 (LUT2)

Comparison Summary

To compute a proper timing delay for a purely combinational circuit, a **wrapper module** is used. To make a wrapper module, place a register at the input and output of a combinational module:

Module	Delay Time (using wrapper module)	LUT Cost
16 Bit CLA	3.790ns 1.128ns (logic) 2.662ns (route)	49 = 3 (LUT2) + 6 (LUT3) + 9 (LUT4) + 25 (LUT5) + 6 (LUT6)
16 Bit RCA	3.825ns 1.128ns (logic) 2.697ns (route)	34 = 2 (LUT2) + 6 (LUT3) + 16 (LUT5) + 10 (LUT6)

Comparison Summary