Computer Organization and Architecture Laboratory

Assignment 3

<u>Group 55:-</u>

Kulkarni Pranav Suryakant - 20CS30029 Vineet Amol Pippal - 20CS30058

Question 1


a). Half Adder

A Half Adder takes two bits (a and b) as input and gives the sum bit, s and the carry-out bit, c as output.

Truth Table for Half Adder:

а	b	s	С
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

• Circuit Diagram:



• The boolean expressions for Sum and Carry bit can be deduced using the truth table:


b). Full Adder

A Full Adder takes three bits (a, b and carry-in bit c_0) as input and gives the sum, s and the carry, c as output.

Truth Table for Full Adder:

а	b	C ₀	s	С
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

• Circuit Diagram:



• The boolean expressions for Sum and Carry bit can be deduced using the truth table:

c). Longest Delays in the circuits

1. 64 Bit Full Adder:

Net Delay: 22.343ns Logic Delay: 2.969ns Route Delay: 18.374ns

Noute Delay.	10.574115			
Collin Sout	fanout	Gate	Net	Logical Name (Not Name)
Cell:in->out	fanout	Delay	Delay	Logical Name (Net Name)
IBUF:I->0	2	0.001	0.925	a_1_IBUF (a_1_IBUF)
LUT5:I0->0	3	0.124	0.550	s1/s1/s1/f2/cout1 (s1/s1/s1/tempCarry<1>)
LUT5:I3->0	3	0.124	0.550	s1/s1/s1/f4/cout1 (s1/s1/s1/tempCarry<3>)
LUT5:I3->0	3	0.124	0.550	s1/s1/s1/f6/cout1 (s1/s1/s1/tempCarry<5>)
LUT5:I3->0	3	0.124	0.550	s1/s1/s1/f8/cout1 (s1/s1/tempCarry)
LUT5:I3->0	3	0.124	0.550	s1/s1/s2/f2/cout1 (s1/s1/s2/tempCarry<1>)
LUT5:I3->0	3	0.124	0.550	s1/s1/s2/f4/cout1 (s1/s1/s2/tempCarry<3>)
LUT5:I3->0	3	0.124	0.550	s1/s1/s2/f6/cout1 (s1/s1/s2/tempCarry<5>)
LUT5:I3->0	3	0.124	0.550	s1/s1/s2/f8/cout1 (s1/tempCarry)
LUT5:I3->0	3	0.124	0.550	s1/s2/s1/f2/cout1 (s1/s2/s1/tempCarry<1>)
LUT5:I3->0	3	0.124	0.550	s1/s2/s1/f4/cout1 (s1/s2/s1/tempCarry<3>)
LUT5:I3->0	3	0.124	0.550	s1/s2/s1/f6/cout1 (s1/s2/s1/tempCarry<5>)
LUT5:I3->0	3	0.124	0.550	s1/s2/s1/f8/cout1 (s1/s2/tempCarry)
LUT5:I3->0	3	0.124	0.550	s1/s2/s2/f2/cout1 (s1/s2/s2/tempCarry<1>)
LUT5:I3->0	3	0.124	0.550	s1/s2/s2/f4/cout1 (s1/s2/s2/tempCarry<3>)
LUT5:I3->0	3	0.124	0.550	s1/s2/s2/f6/cout1 (s1/s2/s2/tempCarry<5>)
LUT5:I3->0	3	0.124	0.550	s1/s2/s2/f8/cout1 (tempCarry)
LUT5:I3->0	3	0.124	0.550	s2/s1/s1/f2/cout1 (s2/s1/s1/tempCarry<1>)
LUT5:I3->0	3	0.124	0.550	s2/s1/s1/f4/cout1 (s2/s1/s1/tempCarry<3>)
LUT5:I3->0	3	0.124	0.550	s2/s1/s1/f6/cout1 (s2/s1/s1/tempCarry<5>)
LUT5:I3->0	3	0.124	0.550	s2/s1/s1/f8/cout1 (s2/s1/tempCarry)
LUT5:I3->0	3	0.124	0.550	s2/s1/s2/f2/cout1 (s2/s1/s2/tempCarry<1>)
LUT5:I3->0	3	0.124	0.550	s2/s1/s2/f4/cout1 (s2/s1/s2/tempCarry<3>)
LUT5:I3->0	3	0.124	0.550	s2/s1/s2/f6/cout1 (s2/s1/s2/tempCarry<5>)
LUT5:I3->0	3	0.124	0.550	s2/s1/s2/f8/cout1 (s2/tempCarry)
LUT5:I3->0	3	0.124	0.550	s2/s2/s1/f2/cout1 (s2/s2/s1/tempCarry<1>)
LUT5:I3->0	3	0.124	0.550	s2/s2/s1/f4/cout1 (s2/s2/s1/tempCarry<3>)
LUT5:I3->0	3	0.124	0.550	s2/s2/s1/f6/cout1 (s2/s2/s1/tempCarry<5>)
LUT5:I3->0	3	0.124	0.550	s2/s2/s1/f8/cout1 (s2/s2/tempCarry)
LUT5:I3->0	3	0.124	0.550	s2/s2/s2/f2/cout1 (s2/s2/s2/tempCarry<1>)
LUT5:I3->0	3	0.124	0.550	s2/s2/s2/f4/cout1 (s2/s2/s2/tempCarry<3>)
LUT5:I3->0	3	0.124	0.550	s2/s2/s2/f6/cout1 (s2/s2/s2/tempCarry<5>)
LUT5:I3->0	1	0.124	0.399	s2/s2/s2/f8/h2/Mxor_sum_xo<0>1 (sum_63_0BUF)
0BUF:I->0		0.000		sum_63_0BUF (sum<63>)
Total		22 343ns	: (3 960	ns logic, 18.374ns route)
Total		22.040113		6 logic, 82.2% route)
			(11.0%	1 togro, 52.2% (outc)

2. 32 Bit Full Adder:

Net delay: 11.559ns Logic Delay: 1.985ns Route Delay: 9.574ns

Cell:in->out	fanout	Gate Delay	Net Delay	Logical Name (Net Name)
TDUELT		0.004		- 4 TRUE (- 4 TRUE)
IBUF:I->0	2			a_1_IBUF (a_1_IBUF)
LUT5:10->0	3			s1/s1/f2/cout1 (s1/s1/tempCarry<1>)
LUT5:I3->0	3	0.124	0.550	
LUT5:I3->0	3		0.550	
LUT5:I3->0	3	0.124	0.550	s1/s1/f8/cout1 (s1/tempCarry)
LUT5:I3->0	3	0.124	0.550	s1/s2/f2/cout1 (s1/s2/tempCarry<1>)
LUT5:I3->0	3	0.124	0.550	s1/s2/f4/cout1 (s1/s2/tempCarry<3>)
LUT5:I3->0	3	0.124	0.550	s1/s2/f6/cout1 (s1/s2/tempCarry<5>)
LUT5:I3->0	3	0.124	0.550	s1/s2/f8/cout1 (tempCarry)
LUT5:I3->0	3	0.124	0.550	s2/s1/f2/cout1 (s2/s1/tempCarry<1>)
LUT5:I3->0	3	0.124	0.550	s2/s1/f4/cout1 (s2/s1/tempCarry<3>)
LUT5:I3->0	3	0.124	0.550	s2/s1/f6/cout1 (s2/s1/tempCarry<5>)
LUT5:I3->0	3	0.124	0.550	s2/s1/f8/cout1 (s2/tempCarry)
LUT5:I3->0	3	0.124	0.550	s2/s2/f2/cout1 (s2/s2/tempCarry<1>)
LUT5:I3->0	3	0.124	0.550	s2/s2/f4/cout1 (s2/s2/tempCarry<3>)
LUT5:I3->0	3	0.124	0.550	
LUT5:I3->0	1	0.124	0.399	s2/s2/f8/h2/Mxor_sum_xo<0>1 (sum_31_0BUF)
OBUF:I->O		0.000		sum_31_0BUF (sum<31>)
Total		11.559ns	-	ns logic, 9.574ns route)
			(17.2%	logic, 82.8% route)

3. 16 Bit Full Adder:

Net Delay: 6.167ns Logic Delay: 0.993ns Route Delay: 5.174ns

Cell:in->out	fanout	Gate Delay	Net Delay	Logical Name (Net Name)	
IBUF:I->0 LUT5:I0->0 LUT5:I3->0 LUT5:I3->0 LUT5:I3->0 LUT5:I3->0 LUT5:I3->0 LUT5:I3->0 LUT5:I3->0 OBUF:I->0	2 3 3 3 3 3 3 3 3	0.001 0.124 0.124 0.124 0.124 0.124 0.124 0.124 0.124 0.124	0.925 0.550 0.550 0.550 0.550 0.550 0.550 0.550 0.399	/	
Total 6.167ns (0.993ns logic, 5.174ns route) (16.1% logic, 83.9% route)					


4. 8 Bit Full Adder:

Net Delay: 3.471ns Logic Delay: 0.497ns Route Delay: 2.974ns


Cell:in->out	fanout	Gate Delay	Net Delay	Logical Name (Net Name)
IBUF:I->0 LUT5:I0->0 LUT5:I3->0 LUT5:I3->0 LUT5:I3->0 OBUF:I->0	2 3 3 3 1	0.001 0.124 0.124 0.124 0.124 0.000	0.925 0.550 0.550 0.550 0.399	a_1_IBUF (a_1_IBUF) f2/cout1 (tempCarry<1>) f4/cout1 (tempCarry<3>) f6/cout1 (tempCarry<5>) f8/cout1 (cout_0BUF) cout_0BUF (cout)
Total		3.471ns	•	ns logic, 2.974ns route) logic, 85.7% route)

Wave Outputs:


1. Half Adder:




2. Full Adder:




3. 8 bit Full Adder:




4. 16 bit Full Adder:



5. 32 bit Full Adder:



6. 64 bit Full Adder:



d). Difference between two n-bit numbers:


To calculate the difference between two numbers a and b, we can note that,

$$a - b = a + (-b)$$


Therefore, to perform a subtraction operation, we can add a with the 2's complement of b:

$$\Rightarrow$$
 a + (2's complement of b)
= a + (1's complement of b) + 1

Therefore, a ripple carry adder can take a, 2's complement of b as number inputs and 1 as the input carry to calculate a - b i.e. the difference between two n-bit numbers.



Difference between two n-bit numbers using a ripple carry adder.



Simulated output