# **ESP32 Series**

# **Datasheet**

2.4 GHz Wi-Fi + Bluetooth® + Bluetooth LE SoC

## Including:

ESP32-DOWD-V3

ESP32-DOWDR2-V3

ESP32-U4WDH

ESP32-SOWD – Not Recommended for New Designs (NRND)

ESP32-DOWD - Not Recommended for New Designs (NRND)

ESP32-DOWDQ6 - Not Recommended for New Designs (NRND)

ESP32-DOWDQ6-V3 - Not Recommended for New Designs (NRND)



## **Product Overview**


ESP32 is a single 2.4 GHz Wi-Fi-and-Bluetooth combo chip designed with the TSMC low-power 40 nm technology. It is designed to achieve the best power and RF performance, showing robustness, versatility and reliability in a wide variety of applications and power scenarios.

The ESP32 series of chips includes ESP32-DOWD-V3, ESP32-DOWDR2-V3, ESP32-U4WDH, ESP32-SOWD (NRND), ESP32-DOWDQ6-V3 (NRND), ESP32-DOWDQ6 (NRND), among which,

- ESP32-SOWD (NRND), ESP32-DOWD (NRND), and ESP32-DOWDQ6 (NRND) are based on chip revision v1 or chip revision v1.1.
- ESP32-DOWD-V3, ESP32-DOWDR2-V3, ESP32-U4WDH, and ESP32-DOWDQ6-V3 (NRND) are based on chip revision v3.0 or chip revision v3.1.

For details on part numbers and ordering information, please refer to Section 1 ESP32 Series Comparison. For details on chip revisions, please refer to <u>ESP32 Chip Revision v3.0 User Guide</u> and <u>ESP32 Series SoC Errata</u>.

The functional block diagram of the SoC is shown below.



ESP32 Functional Block Diagram

## **Features**

#### Wi-Fi

- 802.11b/g/n
- 802.11n (2.4 GHz), up to 150 Mbps
- WMM
- TX/RX A-MPDU, RX A-MSDU
- Immediate Block ACK
- Defragmentation
- Automatic Beacon monitoring (hardware TSF)
- 4 × virtual Wi-Fi interfaces
- Simultaneous support for Infrastructure Station, SoftAP, and Promiscuous modes

  Note that when ESP32 is in Station mode, performing a scan, the SoftAP channel will be changed.
- Antenna diversity

#### Bluetooth®

- Compliant with Bluetooth v4.2 BR/EDR and Bluetooth LE specifications
- Class-1, class-2 and class-3 transmitter without external power amplifier
- Enhanced Power Control
- +9 dBm transmitting power
- NZIF receiver with -94 dBm Bluetooth LE sensitivity
- Adaptive Frequency Hopping (AFH)
- Standard HCI based on SDIO/SPI/UART
- High-speed UART HCI, up to 4 Mbps
- Bluetooth 4.2 BR/EDR and Bluetooth LE dual mode controller
- Synchronous Connection-Oriented/Extended (SCO/eSCO)
- CVSD and SBC for audio codec
- Bluetooth Piconet and Scatternet
- Multi-connections in Classic Bluetooth and Bluetooth LE
- Simultaneous advertising and scanning

## **CPU** and Memory

- Xtensa® single-/dual-core 32-bit LX6 microprocessor(s)
- CoreMark® score:
  - 1 core at 240 MHz: 504.85 CoreMark; 2.10 CoreMark/MHz

- 2 cores at 240 MHz: 994.26 CoreMark; 4.14 CoreMark/MHz
- 448 KB ROM
- 520 KB SRAM
- 16 KB SRAM in RTC
- QSPI supports multiple flash/SRAM chips

#### **Clocks and Timers**

- Internal 8 MHz oscillator with calibration
- Internal RC oscillator with calibration
- External 2 MHz ~ 60 MHz crystal oscillator (40 MHz only for Wi-Fi/Bluetooth functionality)
- External 32 kHz crystal oscillator for RTC with calibration
- Two timer groups, including 2 × 64-bit timers and 1 × main watchdog in each group
- One RTC timer
- RTC watchdog

#### **Advanced Peripheral Interfaces**

- 34 × programmable GPIOs
  - 5 strapping GPIOs
  - 6 input-only GPIOs
  - 6 GPIOs needed for in-package flash/PSRAM (ESP32-DOWDR2-V3, ESP32-U4WDH)
- 12-bit SAR ADC up to 18 channels
- 2 × 8-bit DAC
- 10 × touch sensors
- 4 × SPI
- 2 × I2S
- 2 × I2C
- 3 × UART
- 1 host (SD/eMMC/SDIO)
- 1 slave (SDIO/SPI)
- Ethernet MAC interface with dedicated DMA and IEEE 1588 support
- TWAI®, compatible with ISO 11898-1 (CAN Specification 2.0)
- RMT (TX/RX)
- Motor PWM
- LED PWM up to 16 channels

#### **Power Management**

- Fine-resolution power control through a selection of clock frequency, duty cycle, Wi-Fi operating modes, and individual power control of internal components
- Five power modes designed for typical scenarios: Active, Modem-sleep, Light-sleep, Deep-sleep, Hibernation
- ullet Power consumption in Deep-sleep mode is 10  $\mu{\rm A}$
- Ultra-Low-Power (ULP) coprocessors
- RTC memory remains powered on in Deep-sleep mode

## Security

- Secure boot
- Flash encryption
- 1024-bit OTP, up to 768-bit for customers
- Cryptographic hardware acceleration:
  - AES
  - Hash (SHA-2)
  - RSA
  - ECC
  - Random Number Generator (RNG)

## **Applications**

With low power consumption, ESP32 is an ideal choice for IoT devices in the following areas:

- Smart Home
- Industrial Automation
- Health Care
- Consumer Electronics
- Smart Agriculture
- POS machines
- Service robot
- Audio Devices

- Generic Low-power IoT Sensor Hubs
- Generic Low-power IoT Data Loggers
- Cameras for Video Streaming
- Speech Recognition
- Image Recognition
- SDIO Wi-Fi + Bluetooth Networking Card
- Touch and Proximity Sensing

## Note:

Check the link or the QR code to make sure that you use the latest version of this document: https://www.espressif.com/documentation/esp32\_datasheet\_en.pdf



## **Contents**

Feat		t Overview	2 3 5
<b>1</b> 1.1 1.2	Nome	P32 Series Comparison enclature parison	11 11 11
2	Pin	S	12
2.1	Pin La	ayout	12
2.2	Pin Ov	verview	14
	2.2.1	Restrictions for GPIOs and RTC_GPIOs	17
2.3	Power	r Supply	18
	2.3.1	Power Scheme	18
	2.3.2	Chip Power-up and Reset	18
2.4	Strapp	ping Pins	20
2.5	Pin Ma	apping Between Chip and Flash/PSRAM	22
3	Fun	nctional Description	24
3.1	CPU a	and Memory	24
	3.1.1	CPU	24
	3.1.2	Internal Memory	24
	3.1.3	External Flash and RAM	25
	3.1.4	Address Mapping Structure	25
	3.1.5	Cache	27
3.2	Syster	m Clocks	27
	3.2.1	CPU Clock	27
	3.2.2	RTC Clock	27
	3.2.3	Audio PLL Clock	28
3.3		nd Low-power Management	29
	3.3.1	Power Management Unit (PMU)	29
	3.3.2	Ultra-Low-Power Coprocessor	30
3.4		s and Watchdogs	30
	3.4.1	General Purpose Timers	30
	3.4.2	Watchdog Timers	30
3.5	Crypto	ographic Hardware Accelerators	31

3.6	Radio	and Wi-Fi	31
	3.6.1	2.4 GHz Receiver	31
	3.6.2	2.4 GHz Transmitter	31
	3.6.3	Clock Generator	32
	3.6.4	Wi-Fi Radio and Baseband	32
	3.6.5	Wi-Fi MAC	32
3.7	Blueto	poth	33
	3.7.1	Bluetooth Radio and Baseband	33
	3.7.2	Bluetooth Interface	33
	3.7.3	Bluetooth Stack	34
	3.7.4	Bluetooth Link Controller	34
3.8	Digital	Peripherals	35
	3.8.1	General Purpose Input / Output Interface (GPIO)	35
	3.8.2	Serial Peripheral Interface (SPI)	35
	3.8.3	Universal Asynchronous Receiver Transmitter (UART)	35
	3.8.4	I2C Interface	35
	3.8.5	I2S Interface	36
	3.8.6	Remote Control Peripheral	36
	3.8.7	Pulse Counter	36
	3.8.8	LED PWM Controller	36
	3.8.9	Motor Control PWM	37
	3.8.10	SD/SDIO/MMC Host Controller	37
	3.8.11	SDIO/SPI Slave Controller	37
	3.8.12	TWAI® Controller	37
	3.8.13	Ethernet MAC Interface	38
3.9	Analog	g Peripherals	38
	3.9.1	Analog-to-Digital Converter (ADC)	38
	3.9.2	Digital-to-Analog Converter (DAC)	39
	3.9.3	Touch Sensor	40
3.10	Periph	neral Pin Configurations	41
4	Elec	ctrical Characteristics	46
4.1	Absolu	ute Maximum Ratings	46
4.2	Recon	nmended Power Supply Characteristics	46
4.3	DC Ch	naracteristics (3.3 V, 25 °C)	47
4.4	RF Cur	rrent Consumption in Active Mode	47
4.5	Reliabi	ility	48
4.6	Wi-Fi F	Radio	48
4.7	Blueto	ooth Radio	49
	4.7.1	Receiver –Basic Data Rate	49
	4.7.2	Transmitter –Basic Data Rate	49
	4.7.3	Receiver –Enhanced Data Rate	50
	4.7.4	Transmitter –Enhanced Data Rate	50
4.8	Blueto	ooth LE Radio	51
	4.8.1	Receiver	51
	4.8.2	Transmitter	52

5 Packaging	53
Related Documentation and Resources	54
Appendix A –ESP32 Pin Lists	55
A.1. Notes on ESP32 Pin Lists	55
A.2. GPIO_Matrix	57
A.3. Ethernet_MAC	62
A.4. IO_MUX	62
Revision History	64

# **List of Tables**

1-1	ESP32 Series Comparison	1
2-1	Pin Overview	14
2-2	Description of Timing Parameters for Power-up and Reset	19
2-3	Strapping Pins	20
2-4	Description of Timing Parameters for the Strapping Pins	2
2-5	Pin-to-Pin Mapping Between Chip and In-Package Flash/PSRAM	22
2-6	Pin-to-Pin Mapping Between Chip and Off-Package Flash/PSRAM	22
3-1	Memory and Peripheral Mapping	26
3-2	Power Consumption by Power Modes	29
3-3	ADC Characteristics	39
3-4	ADC Calibration Results	39
3-5	Capacitive-Sensing GPIOs Available on ESP32	40
3-6	Peripheral Pin Configurations	4
4-1	Absolute Maximum Ratings	46
4-2	Recommended Power Supply Characteristics	46
4-3	DC Characteristics (3.3 V, 25 °C)	47
4-4	Current Consumption Depending on RF Modes	47
4-5	Reliability Qualifications	48
4-6	Wi-Fi Radio Characteristics	48
4-7	Receiver Characteristics –Basic Data Rate	49
4-8	Transmitter Characteristics –Basic Data Rate	49
4-9	Receiver Characteristics – Enhanced Data Rate	50
4-10	Transmitter Characteristics –Enhanced Data Rate	50
4-11	Receiver Characteristics –Bluetooth LE	5′
4-12	Transmitter Characteristics –Bluetooth LE	52
5-1	Notes on ESP32 Pin Lists	55
5-2	GPIO_Matrix	57
5-3	Ethernet_MAC	62

# **List of Figures**

1-1	ESP32 Series Nomenclature	1
2-1	ESP32 Pin Layout (QFN 6*6, Top View)	12
2-2	ESP32 Pin Layout (QFN 5*5, Top View)	13
2-3	ESP32 Power Scheme	18
2-4	Visualization of Timing Parameters for Power-up and Reset	19
2-5	Visualization of Timing Parameters for the Strapping Pins	2
3-1	Address Mapping Structure	25
5-1	QFN48 (6×6 mm) Package	53
5-2	QEN48 (5×5 mm) Package	53

## 1 ESP32 Series Comparison

## 1.1 Nomenclature




Figure 1-1. ESP32 Series Nomenclature

## 1.2 Comparison

Table 1-1. ESP32 Series Comparison

			In-Package		VDD_SDIO
Ordering code <sup>1</sup>	Core	Chip Revision <sup>2</sup>	Flash/PSRAM	Package	Voltage
ESP32-DOWD-V3	Dual core	v3.0/v3.1 <sup>4</sup>	_	QFN 5*5	1.8 V/3.3 V
ESP32-DOWDR2-V3	Dual core	v3.0/v3.1 <sup>4</sup>	2 MB PSRAM	QFN 5*5	3.3 V
ESP32-U4WDH	Dual core <sup>3</sup>	v3.0/v3.1 <sup>4</sup>	4 MB flash <sup>6</sup>	QFN 5*5	3.3 V
ESP32-DOWDQ6-V3 (NRND)	Dual core	v3.0/v3.1 <sup>4</sup>	_	QFN 6*6	1.8 V/3.3 V
ESP32-DOWD (NRND)	Dual core	v1.0/v1.1 <sup>5</sup>	_	QFN 5*5	1.8 V/3.3 V
ESP32-DOWDQ6 (NRND)	Dual core	v1.0/v1.1 <sup>5</sup>	_	QFN 6*6	1.8 V/3.3 V
ESP32-SOWD (NRND)	Single core	v1.0/v1.1 <sup>5</sup>	_	QFN 5*5	1.8 V/3.3 V

<sup>&</sup>lt;sup>1</sup> All above chips support Wi-Fi b/g/n + Bluetooth/Bluetooth LE Dual Mode connection. For details on chip marking and packing, see Section 5 Packaging.

- More than 100,000 program/erase cycles
- More than 20 years data retention time

<sup>&</sup>lt;sup>2</sup> Differences between ESP32 chip revisions and how to distinguish them are described in *ESP32 Series SoC Errata*.

<sup>&</sup>lt;sup>3</sup> ESP32-U4WDH will be produced as dual-core instead of single core. See PCN-2021-021 for more details.

<sup>&</sup>lt;sup>4</sup> The chips will be produced with chip revision v3.1 inside. See PCN20220901 for more details.

<sup>&</sup>lt;sup>5</sup> The chips will be produced with chip revision v1.1 inside. See PCN20220901 for more details.

<sup>&</sup>lt;sup>6</sup> The in-package flash supports:

## 2 Pins

## 2.1 Pin Layout




Figure 2-1. ESP32 Pin Layout (QFN 6\*6, Top View)

Figure 2-2. ESP32 Pin Layout (QFN 5\*5, Top View)

# Pin Overview 2.5

Table 2-1. Pin Overview

																					MTMS	MTDI		MTCK	MTDO
																	ut)				SD_CLK,	SD_DATA2,		SD_DATA3,	SD_CMD,
																oscillator input	oscillator outpi				HS2_CLK,	HS2_DATA2,		HS2_DATA3,	HS2_CMD,
																3 kHz crystal	3 kHz crystal				HSPICLK,	HSPIQ,		HSPID,	HSPICSO,
																32K_XP (32.768 kHz crystal oscillator input)	32K_XN (32.768 kHz crystal oscillator output)	EMAC_RXDO	EMAC_RXD1	EMAC_RX_DV	EMAC_TXD2,	EMAC_TXD3,		EMAC_RX_ER,	EMAC_RXD3,
	Analog					VDD3P3_RTC							ıting.			тоисна,	TOUCH8,	DAC_1,	DAC_2,	TOUCH7,	тоисне,	TOUCH5,	3.6 V)	TOUCH4,	топснз,
		3 V ~ 3.6 V)		$(2.3  \text{V} \sim 3.6  \text{V})$	$3 \text{ V} \sim 3.6 \text{ V}$	ΔV	RTC_GPI00	RTC_GPI01	RTC_GPI02	RTC_GPI03	dir	down	Note: Do not leave the CHIP_PU pin floating.	RTC_GPI04	RTC_GPI05	RTC_GPI09,	RTC_GPI08,	RTC_GPIO6,	RTC_GPIO7,	RTC_GPI017,	RTC_GPI016,	RTC_GPI015,	Input power supply for RTC IO (2.3 V $\sim 3.6$ V)	RTC_GPI014, TOUCH4,	RTC_GPI013,
		Analog power supply (2.3 V $\sim$ 3.6 V)	RF input and output	Analog power supply (2.	Analog power supply (2.3 V $\sim$ 3.6 V)		ADC1_CHO,	ADC1_CH1,	ADC1_CH2,	ADC1_CH3,	High: On; enables the chip	Low: Off; the chip shuts down	not leave the (	ADC1_CH6,	ADC1_CH7,	ADC1_CH4,	ADC1_CH5,	ADC2_CH8,	ADC2_CH9,	ADC2_CH7,	ADC2_CH6,	ADC2_CH5,	ver supply for R	ADC2_CH4,	ADC2_CH3,
Finction		Analog po	RF input	Analog po	Analog po		GP1036,	GPI037,	GPI038,	GP1039,	High: On;	Low: Off;	Note: Do	GPI034,	GPI035,	GP1032,	GP1033,	GPI025,	GP1026,	GPI027,	GPI014,	GPI012,	Input pow	GPI013,	GPI015,
TVD		۵	0/	Ф	۵		_	_	_	_		_		_	_	0/	9	9/	0/	0/	0/	0/	Ф	0/	0/1
2		_	7	က	4		2	9	7	∞		တ		9	Ε	12	13	14	15	16	17	18	19	50	21
Name		VDDA	LNA_IN	VDD3P3	VDD3P3		SENSOR_VP	SENSOR_CAPP	SENSOR_CAPN	SENSOR_VN		CHIP_PU		VDET_1	VDET_2	32K_XP	32K_XN	GPI025	GP1026	GPI027	MTMS	MTDI	VDD3P3_RTC	MTCK	MTDO

Name	No.		Type Function
CAP1	48	_	Connects to a 10 nF series capacitor to ground
GND	49	Ф	Ground

Regarding highlighted cells, see Section 2.2.1 Restrictions for GPIOs and RTC\_GPIOs.

For a quick reference guide to using the IO\_MUX, Ethernet MAC, and GPIO Matrix pins of ESP32, please refer to Appendix ESP32 Pin Lists.

## Restrictions for GPIOs and RTC\_GPIOs

All IO pins of the ESP32 have GPIO and some have RTC\_GPIO pin functions. However, these IO pins are multifunctional and can be configured for different purposes based on the requirements. Some IOs have restrictions for usage. It is essential to consider their multiplexed nature and the limitations when using these IO pins.

In Table 2-1 Pin Overview some pin functions are highlighted, specically:

- GPIO Input only pins, output is not supported due to lack of pull-up/pull-down resistors.
- GPIO allocated for communication with in-package flash/PSRAM and NOT recommended for other uses. For details, see Section 2.5 Pin Mapping Between Chip and Flash/PSRAM.
- GPIO have one of the following important functions:
  - Strapping pins need to be at certain logic levels at startup. See Section 2.4 Strapping Pins.
  - JTAG interface often used for debugging.
  - UART interface often used for debugging.

See also Appendix A.1 – Notes on ESP32 Pin Lists.

## 2.3 Power Supply

ESP32's digital pins are divided into three different power domains:

- VDD3P3\_RTC
- VDD3P3\_CPU
- VDD\_SDIO

VDD3P3\_RTC is also the input power supply for RTC and CPU.

VDD3P3\_CPU is also the input power supply for CPU.

VDD\_SDIO connects to the output of an internal LDO whose input is VDD3P3\_RTC. When VDD\_SDIO is connected to the same PCB net together with VDD3P3\_RTC, the internal LDO is disabled automatically.

#### 2.3.1 Power Scheme

The power scheme is shown in Figure 2-3 ESP32 Power Scheme.




Figure 2-3. ESP32 Power Scheme

The internal LDO can be configured as having 1.8 V, or the same voltage as VDD3P3\_RTC. It can be powered off via software to minimize the current of flash/SRAM during the Deep-sleep mode.

#### 2.3.2 Chip Power-up and Reset

Once the power is supplied to the chip, its power rails need a short time to stabilize. After that, CHIP\_PU – the pin used for power-up and reset – is pulled high to activate the chip. For information on CHIP\_PU as well as

power-up and reset timing, see Figure 2-4 and Table 2-2.




Figure 2-4. Visualization of Timing Parameters for Power-up and Reset

Table 2-2. Description of Timing Parameters for Power-up and Reset

Parameter	Description	Min (μs)
+	Time reserved for the 3.3 V rails to stabilize before the CHIP_PU	50
$t_{STBL}$	pin is pulled high to activate the chip	50
+	Time reserved for CHIP_PU to stay below $V_{IL\_nRST}$ to reset the	50
$t_{RST}$	chip (see Table 4-3)	50

- In scenarios where ESP32 is powered up and down repeatedly by switching the power rails, while there is a large capacitor on the VDD33 rail and CHIP\_PU and VDD33 are connected, simply switching off the CHIP\_PU power rail and immediately switching it back on may cause an incomplete power discharge cycle and failure to reset the chip adequately.
  - An additional discharge circuit may be required to accelerate the discharge of the large capacitor on rail VDD33, which will ensure proper power-on-reset when the ESP32 is powered up again.
- When a battery is used as the power supply for the ESP32 series of chips and modules, a supply voltage supervisor is recommended, so that a boot failure due to low voltage is avoided. Users are recommended to pull CHIP\_PU low if the power supply for ESP32 is below 2.3 V.

#### Notes on power supply:

- The operating voltage of ESP32 ranges from 2.3 V to 3.6 V. When using a single-power supply, the recommended voltage of the power supply is 3.3 V, and its recommended output current is 500 mA or more.
- PSRAM and flash both are powered by VDD\_SDIO. If the chip has an in-package flash, the voltage of VDD\_SDIO is determined by the operating voltage of the in-package flash. If the chip also connects to an external PSRAM, the operating voltage of external PSRAM must match that of the in-package flash. This also applies if the chip has an in-package PSRAM but also connects to an external flash.
- When VDD\_SDIO 1.8 V is used as the power supply for external flash/PSRAM, a 2 kΩ grounding resistor should be added to VDD SDIO. For the circuit design, please refer to ESP32 Hardware Design Guidelines.
- When the three digital power supplies are used to drive peripherals, e.g., 3.3 V flash, they should comply with the peripherals' specifications.

#### **Strapping Pins** 2.4

There are five strapping pins:

- MTDI
- GPIOO
- GPI02
- MTDO
- GPI05

Software can read the values of these five bits from register "GPIO\_STRAPPING".

During the chip's system reset release (power-on-reset, RTC watchdog reset and brownout reset), the latches of the strapping pins sample the voltage level as strapping bits of "O" or "1", and hold these bits until the chip is powered down or shut down. The strapping bits configure the device's boot mode, the operating voltage of VDD\_SDIO and other initial system settings.

Each strapping pin is connected to its internal pull-up/pull-down during the chip reset. Consequently, if a strapping pin is unconnected or the connected external circuit is high-impedance, the internal weak pull-up/pull-down will determine the default input level of the strapping pins.

To change the strapping bit values, users can apply the external pull-down/pull-up resistances, or use the host MCU's GPIOs to control the voltage level of these pins when powering on the chip.

After reset release, the strapping pins work as normal-function pins.

Refer to Table 2-3 for a detailed boot-mode configuration by strapping pins.

Table 2-3. Strapping Pins

Voltage of Internal LDO (VDD_SDIO)								
Pin	Default	3.3	3 V	1.8 V				
MTDI	Pull-down	(	)	1				
		Во	oting Mode					
Pin	Default	SPI I	Boot	Downlo	ad Boot			
GPI00	Pull-up	,	1	(	)			
GPI02	Pull-down	Don't	-care	0				
Enabling/Disabling Debugging Log Print over UOTXD During Booting					Booting			
Pin	Default	UOTXD	Active	UOTXD Silent				
MTDO	Pull-up		1	0				
Timing of SDIO Slave								
		FE Sampling	FE Sampling	RE Sampling	RE Sampling			
Pin	Default	FE Output	RE Output	FE Output	RE Output			
MTDO	Pull-up	0	0	1	1			
GPI05	Pull-up	0	1	0	1			

#### Note:

- FE: falling-edge, RE: rising-edge.
- Firmware can configure register bits to change the settings of "Voltage of Internal LDO (VDD\_SDIO)" and "Timing of SDIO Slave", after booting.
- For ESP32 chips that contain an in-package flash or PSRAM, users need to note the logic level of MTDI. For example, ESP32-U4WDH contains an in-package flash that operates at 3.3 V, therefore, the MTDI should be low.

Regarding the timing requirements for the strapping pins, there are such parameters as setup time and hold time. For more information, see Table 2-4 and Figure 2-5.

Table 2-4. Description of Timing Parameters for the Strapping Pins

Parameter	Description	Min (ms)
+	Setup time is the time reserved for the power rails to stabilize be-	0
$t_{SU}$	fore the CHIP_PU pin is pulled high to activate the chip.	
	Hold time is the time reserved for the chip to read the strapping	
$t_H$	pin values after CHIP_PU is already high and before these pins	1
	start operating as regular IO pins.	




Figure 2-5. Visualization of Timing Parameters for the Strapping Pins

#### Pin Mapping Between Chip and Flash/PSRAM 2.5

Table 2-5 lists the pin-to-pin mapping between the chip and the in-package flash/PSRAM. The chip pins listed here are not recommended for other usage.

For the data port connection between ESP32 and off-package flash/PSRAM please refer to Table 2-6.

Table 2-5. Pin-to-Pin Mapping Between Chip and In-Package Flash/PSRAM

ESP32-U4WDH	In-Package Flash (4 MB)
SD_DATA_1	100/DI
GPIO17	IO1/DO
SD_DATA_0	IO2/WP#
SD_CMD	IO3/HOLD#
SD_CLK	CLK
GPIO16	CS#
GND	VSS
VDD_SDIO <sup>1</sup>	VDD
ESP32-DOWDR2-V3	In-Package PSRAM (2 MB)
ESP32-DOWDR2-V3 SD_DATA_1	In-Package PSRAM (2 MB) SIOO/SI
SD_DATA_1	SIOO/SI
SD_DATA_1 SD_DATA_0	SI00/SI SI01/S0
SD_DATA_1 SD_DATA_0 SD_DATA_3	SI00/SI SI01/S0 SI02
SD_DATA_1 SD_DATA_0 SD_DATA_3 SD_DATA_2	SIOO/SI SIO1/SO SIO2 SIO3
SD_DATA_1 SD_DATA_0 SD_DATA_3 SD_DATA_2 SD_CLK	SIOO/SI SIO1/SO SIO2 SIO3 SCLK

Table 2-6. Pin-to-Pin Mapping Between Chip and Off-Package Flash/PSRAM

Chip Pin	Off-Package Flash
SD_DATA_1/SPID	IOO/DI
SD_DATA_O/SPIQ	IO1/DO
SD_DATA_3/SPIWP	IO2/WP#
SD_DATA_2/SPIHD	IO3/HOLD#
SD_CLK	CLK
SD_CMD	CS#
GND	VSS
VDD_SDIO	VDD
Chip Pin	Off-Package PSRAM
SD_DATA_1	SIOO/SI
SD_DATA_0	SI01/S0
SD_DATA_3	SIO2
SD_DATA_2	SIO3
SD_CLK/GPIO17 <sup>3</sup>	SCLK

Cont'd on next page

Table 2-6 – cont'd from previous page

Chip Pin	Off-Package PSRAM
GPIO16 <sup>2</sup>	CE#
GND	VSS
VDD_SDIO	VDD

#### Note:

- 1. As the in-package flash/PSRAM in ESP32-U4WDH/ESP32-DOWDR2-V3 operates at 3.3 V, VDD\_SDIO must be powered by VDD3P3\_RTC via a 6  $\Omega$  resistor. See Figure 2-3 ESP32 Power Scheme.
- 2. If GPIO16 is used to connect to PSRAM's CE# signal, please add a pull-up resistor at the GPIO16 pin. See <u>ESP32-WROVER-E Datasheet</u> > Figure Schematics of ESP32-WROVER-E.
- 3. SD\_CLK and GPIO17 pins are available to connect to the SCLK signal of external PSRAM.
  - If SD\_CLK pin is selected, one GPIO (i.e., GPIO17) will be saved. The saved GPIO can be used for other purposes. This connection has passed internal tests, but relevant certification has not been completed.
  - Or GPIO17 pin is used to connect to the SCLK signal. This connection has passed relevant certification, see certificates for ESP32-WROVER-E.

Please select the proper pin for your specific applications.

## 3 Functional Description

## 3.1 CPU and Memory

#### 3.1.1 CPU

ESP32 contains one or two low-power Xtensa® 32-bit LX6 microprocessor(s) with the following features:

- 7-stage pipeline to support the clock frequency of up to 240 MHz (160 MHz for ESP32-SOWD (NRND))
- 16/24-bit Instruction Set provides high code-density
- Support for Floating Point Unit
- Support for DSP instructions, such as a 32-bit multiplier, a 32-bit divider, and a 40-bit MAC
- Support for 32 interrupt vectors from about 70 interrupt sources

The single-/dual-CPU interfaces include:

- Xtensa RAM/ROM Interface for instructions and data
- Xtensa Local Memory Interface for fast peripheral register access
- External and internal interrupt sources
- JTAG for debugging

For information about the Xtensa® Instruction Set Architecture, please refer to Xtensa® Instruction Set Architecture (ISA) Summary.

## 3.1.2 Internal Memory

ESP32's internal memory includes:

- 448 KB of ROM for booting and core functions
- 520 KB of on-chip SRAM for data and instructions
- 8 KB of SRAM in RTC, which is called RTC FAST Memory and can be used for data storage; it is accessed by the main CPU during RTC Boot from the Deep-sleep mode.
- 8 KB of SRAM in RTC, which is called RTC SLOW Memory and can be accessed by the ULP coprocessor during the Deep-sleep mode.
- 1 Kbit of eFuse: 256 bits are used for the system (MAC address and chip configuration) and the remaining 768 bits are reserved for customer applications, including flash-encryption and chip-ID.
- In-package flash or PSRAM

#### Note:

Products in the ESP32 series differ from each other, in terms of their support for in-package flash or PSRAM and the size of them. For details, please refer to Section 1 ESP32 Series Comparison.

#### 3.1.3 External Flash and RAM

ESP32 supports multiple external QSPI flash and external RAM (SRAM) chips. More details can be found in <u>ESP32 Technical Reference Manual</u> > Chapter SPI Controller. ESP32 also supports hardware encryption/decryption based on AES to protect developers' programs and data in flash.

ESP32 can access the external QSPI flash and SRAM through high-speed caches.

- Up to 16 MB of external flash can be mapped into CPU instruction memory space and read-only memory space simultaneously.
  - When external flash is mapped into CPU instruction memory space, up to 11 MB + 248 KB can be mapped at a time. Note that if more than 3 MB + 248 KB are mapped, cache performance will be reduced due to speculative reads by the CPU.
  - When external flash is mapped into read-only data memory space, up to 4 MB can be mapped at a time. 8-bit, 16-bit and 32-bit reads are supported.
- External RAM can be mapped into CPU data memory space. SRAM up to 8 MB is supported and up to 4 MB can be mapped at a time. 8-bit, 16-bit and 32-bit reads and writes are supported.

#### Note:

After ESP32 is initialized, firmware can customize the mapping of external RAM or flash into the CPU address space.

## 3.1.4 Address Mapping Structure

The structure of address mapping is shown in Figure 3-1. The memory and peripheral mapping is shown in Table 3-1.




Figure 3-1. Address Mapping Structure

Table 3-1. Memory and Peripheral Mapping

			T	
Category	Target	Start Address	End Address	Size
	Internal ROM 0	0×4000_0000	0×4005_FFFF	384 KB
Embedded Memory	Internal ROM 1	0×3FF9_0000	0×3FF9_FFFF	64 KB
	Internal SRAM 0	0×4007_0000	0×4009_FFFF	192 KB
	Internal SRAM 1	0×3FFE_0000	0×3FFF_FFFF	- 128 KB
	Internal Ottalvi i	0×400A_0000	0×400B_FFFF	
Wiemory	Internal SRAM 2	0×3FFA_E000	0×3FFD_FFFF	200 KB
	RTC FAST Memory	0×3FF8_0000	0×3FF8_1FFF	- 8 KB
	KTOTAST Welliory	0×400C_0000	0×400C_1FFF	OND
	RTC SLOW Memory	0×5000_0000	0×5000_1FFF	8 KB
External	External Flash	0×3F40_0000	0×3F7F_FFFF	4 MB
Memory	LXterriar riasir	0×400C_2000	0×40BF_FFFF	11 MB+248 KB
ivierriory	External RAM	0×3F80_0000	0×3FBF_FFFF	4 MB
	DPort Register	0×3FF0_0000	0×3FF0_0FFF	4 KB
	AES Accelerator	0×3FF0_1000	0×3FF0_1FFF	4 KB
	RSA Accelerator	0×3FF0_2000	0×3FF0_2FFF	4 KB
	SHA Accelerator	0×3FF0_3000	0×3FF0_3FFF	4 KB
	Secure Boot	0×3FF0_4000	0×3FF0_4FFF	4 KB
	Cache MMU Table	0×3FF1_0000	0×3FF1_3FFF	16 KB
	PID Controller	0×3FF1_F000	0×3FF1_FFFF	4 KB
	UARTO	0×3FF4_0000	0×3FF4_0FFF	4 KB
	SPI1	0×3FF4_2000	0×3FF4_2FFF	4 KB
	SPIO	0×3FF4_3000	0×3FF4_3FFF	4 KB
	GPIO	0×3FF4_4000	0×3FF4_4FFF	4 KB
	RTC	0×3FF4_8000	0×3FF4_8FFF	4 KB
	IO MUX	0×3FF4_9000	0×3FF4_9FFF	4 KB
	SDIO Slave	0×3FF4_B000	0×3FF4_BFFF	4 KB
	UDMA1	0×3FF4_C000	0×3FF4_CFFF	4 KB
Peripheral	1280	0×3FF4_F000	0×3FF4_FFFF	4 KB
	UART1	0×3FF5_0000	0×3FF5_0FFF	4 KB
	1200	0×3FF5_3000	0×3FF5_3FFF	4 KB
	UDMAO	0×3FF5_4000	0×3FF5_4FFF	4 KB
	SDIO Slave	0×3FF5_5000	0×3FF5_5FFF	4 KB
	RMT	0×3FF5_6000	0×3FF5_6FFF	4 KB
	PCNT	0×3FF5_7000	0×3FF5_7FFF	4 KB
	SDIO Slave	0×3FF5_8000	0×3FF5_8FFF	4 KB
	LED PWM	0×3FF5_9000	0×3FF5_9FFF	4 KB
	eFuse Controller	0×3FF5_A000	0×3FF5_AFFF	4 KB
	Flash Encryption	0×3FF5_B000	0×3FF5_BFFF	4 KB
	PWMO	0×3FF5_E000	0×3FF5_EFFF	4 KB
	TIMGO	0×3FF5_F000	0×3FF5_FFFF	4 KB
	TIMG1	0×3FF6_0000	0×3FF6_0FFF	4 KB
	SPI2	0×3FF6_4000	0×3FF6_4FFF	4 KB
	SPI3	0×3FF6_5000	0×3FF6_5FFF	4 KB
			•	

Category	Target	Start Address	End Address	Size
Peripheral	SYSCON	0×3FF6_6000	0×3FF6_6FFF	4 KB
	12C1	0×3FF6_7000	0×3FF6_7FFF	4 KB
	SDMMC	0×3FF6_8000	0×3FF6_8FFF	4 KB
	EMAC	0×3FF6_9000	0×3FF6_AFFF	8 KB
	TWAI	0×3FF6_B000	0×3FF6_BFFF	4 KB
	PWM1	0×3FF6_C000	0×3FF6_CFFF	4 KB
	12S1	0×3FF6_D000	0×3FF6_DFFF	4 KB
	UART2	0×3FF6_E000	0×3FF6_EFFF	4 KB
	PWM2	0×3FF6_F000	0×3FF6_FFFF	4 KB
	PWM3	0×3FF7_0000	0×3FF7_0FFF	4 KB
	RNG	0×3FF7_5000	0×3FF7_5FFF	4 KB

#### 3.1.5 Cache

ESP32 uses a two-way set-associative cache. Each of the two CPUs has 32 KB of cache featuring a block size of 32 bytes for accessing external storage.

For details, see ESP32 Technical Reference Manual > Chapter System and Memory > Section Cache.

## 3.2 System Clocks

## 3.2.1 CPU Clock

Upon reset, an external crystal clock source is selected as the default CPU clock. The external crystal clock source also connects to a PLL to generate a high-frequency clock (typically 160 MHz).

In addition, ESP32 has an internal 8 MHz oscillator. The application can select the clock source from the external crystal clock source, the PLL clock or the internal 8 MHz oscillator. The selected clock source drives the CPU clock directly, or after division, depending on the application.

#### 3.2.2 RTC Clock

The RTC clock has five possible sources:

- external low-speed (32 kHz) crystal clock
- external crystal clock divided by 4
- internal RC oscillator (typically about 150 kHz, and adjustable)
- internal 8 MHz oscillator
- internal 31.25 kHz clock (derived from the internal 8 MHz oscillator divided by 256)

When the chip is in the normal power mode and needs faster CPU accessing, the application can choose the external high-speed crystal clock divided by 4 or the internal 8 MHz oscillator. When the chip operates in the low-power mode, the application chooses the external low-speed (32 kHz) crystal clock, the internal RC clock or the internal 31.25 kHz clock.

## 3.2.3 Audio PLL Clock

The audio clock is generated by the ultra-low-noise fractional-N PLL.

For details, see <u>ESP32 Technical Reference Manual</u> > Chapter Reset and Clock.

#### RTC and Low-power Management 3.3

#### Power Management Unit (PMU) 3.3.1

With the use of advanced power-management technologies, ESP32 can switch between different power modes.

- Power modes
  - Active mode: The chip radio is powered up. The chip can receive, transmit, or listen.
  - Modem-sleep mode: The CPU is operational and the clock is configurable. The Wi-Fi/Bluetooth baseband and radio are disabled.
  - Light-sleep mode: The CPU is paused. The RTC memory and RTC peripherals, as well as the ULP coprocessor are running. Any wake-up events (MAC, SDIO host, RTC timer, or external interrupts) will wake up the chip.
  - Deep-sleep mode: Only the RTC memory and RTC peripherals are powered up. Wi-Fi and Bluetooth connection data are stored in the RTC memory. The ULP coprocessor is functional.
  - Hibernation mode: The internal 8 MHz oscillator and ULP coprocessor are disabled. The RTC recovery memory is powered down. Only one RTC timer on the slow clock and certain RTC GPIOs are active. The RTC timer or the RTC GPIOs can wake up the chip from the Hibernation mode.

Power mode	Description			Power Consumption
	Wi-Fi Tx packet			Please refer to Table 4-4 for details.
Active (RF working)	Wi-Fi/BT Tx packet			
	Wi-Fi/BT Rx and listening			
Modem-sleep	The CPU is powered up.	240 MHz	Dual-core chip(s)	30 mA ~ 68 mA
			Single-core chip(s)	N/A
		160 MHz *	Dual-core chip(s)	27 mA ~ 44 mA
			Single-core chip(s)	27 mA ~ 34 mA
		Normal speed: 80 MHz	Dual-core chip(s)	20 mA ~ 31 mA
			Single-core chip(s)	20 mA ~ 25 mA
Light-sleep	-			0.8 mA
	The ULP coprocessor is powered up.			150 μΑ
Deep-sleep	ULP sensor-monitored pattern			100 μA @1% duty
	RTC timer + RTC memory			10 μΑ
Hibernation	RTC timer only			5 μΑ
Power off	CHIP_PU is set to low level, the chip is powered down.			1 μΑ

Table 3-2. Power Consumption by Power Modes

- \* Among the ESP32 series of SoCs, ESP32-DOWD-V3, ESP32-DOWDR2-V3, ESP32-U4WDH, ESP32-DOWD (NRND), ESP32-DOWDQ6 (NRND), and ESP32-DOWDQ6-V3 (NRND) have a maximum CPU frequency of 240 MHz, ESP32-SOWD (NRND) has a maximum CPU frequency of 160 MHz.
- When Wi-Fi is enabled, the chip switches between Active and Modem-sleep modes. Therefore, power consumption changes accordingly.
- In Modem-sleep mode, the CPU frequency changes automatically. The frequency depends on the CPU load and the peripherals used.

- During Deep-sleep, when the ULP coprocessor is powered on, peripherals such as GPIO and RTC I2C are able to operate.
- When the system works in the ULP sensor-monitored pattern, the ULP coprocessor works with the ULP sensor periodically and the ADC works with a duty cycle of 1%, so the power consumption is 100  $\mu$ A.

#### 3.3.2 Ultra-Low-Power Coprocessor

The ULP coprocessor and RTC memory remain powered on during the Deep-sleep mode. Hence, the developer can store a program for the ULP coprocessor in the RTC slow memory to access the peripheral devices, internal timers and internal sensors during the Deep-sleep mode. This is useful for designing applications where the CPU needs to be woken up by an external event, or a timer, or a combination of the two, while maintaining minimal power consumption.

For details, see ESP32 Technical Reference Manual > Chapter ULP Coprocessor.

#### 3.4 Timers and Watchdogs

## **General Purpose Timers**

There are four general-purpose timers embedded in the chip. They are all 64-bit generic timers which are based on 16-bit prescalers and 64-bit auto-reload-capable up/down-timers.

The timers feature:

- A 16-bit clock prescaler, from 2 to 65536
- A 64-bit timer
- Configurable up/down timer: incrementing or decrementing
- Halt and resume of time-base counter
- Auto-reload at alarming
- Software-controlled instant reload
- Level and edge interrupt generation

For details, see ESP32 Technical Reference Manual > Chapter Timer Group.

### 3.4.2 Watchdog Timers

The chip has three watchdog timers: one in each of the two timer modules (called the Main Watchdog Timer, or MWDT) and one in the RTC module (called the RTC Watchdog Timer, or RWDT). These watchdog timers are intended to recover from an unforeseen fault causing the application program to abandon its normal sequence. A watchdog timer has four stages. Each stage may trigger one of three or four possible actions upon the expiry of its programmed time period, unless the watchdog is fed or disabled. The actions are: interrupt, CPU reset, core reset, and system reset. Only the RWDT can trigger the system reset, and is able to reset the entire chip, including the RTC itself. A timeout value can be set for each stage individually.

During flash boot the RWDT and the first MWDT start automatically in order to detect, and recover from, booting problems.

The watchdogs have the following features:

- Four stages, each of which can be configured or disabled separately
- A programmable time period for each stage
- One of three or four possible actions (interrupt, CPU reset, core reset, and system reset) upon the expiry of each stage
- 32-bit expiry counter
- Write protection that prevents the RWDT and MWDT configuration from being inadvertently altered
- SPI flash boot protection If the boot process from an SPI flash does not complete within a predetermined time period, the watchdog will reboot the entire system.

For details, see ESP32 Technical Reference Manual > Chapter Watchdog Timers.

#### Cryptographic Hardware Accelerators 3.5

ESP32 is equipped with hardware accelerators of general algorithms, such as AES (FIPS PUB 197), SHA (FIPS PUB 180-4), RSA, and ECC. The chip also supports independent arithmetic, such as large-number modular multiplication and large-number multiplication. The maximum operation length for RSA, ECC, large-number modular multiplication, and large-number multiplication is 4096 bits.

The hardware accelerators greatly improve operation speed and reduce software complexity. They also support code encryption and dynamic decryption, which ensures that code in the flash will not be hacked.

#### Radio and Wi-Fi 3.6

The radio module consists of the following blocks:

- 2.4 GHz receiver
- 2.4 GHz transmitter
- bias and regulators
- balun and transmit-receive switch
- clock generator

#### 3.6.1 2.4 GHz Receiver

The 2.4 GHz receiver demodulates the 2.4 GHz RF signal to quadrature baseband signals and converts them to the digital domain with two high-resolution, high-speed ADCs. To adapt to varying signal channel conditions, RF filters, Automatic Gain Control (AGC), DC offset cancelation circuits and baseband filters are integrated in the chip.

#### 2.4 GHz Transmitter 3.6.2

The 2.4 GHz transmitter modulates the quadrature baseband signals to the 2.4 GHz RF signal, and drives the antenna with a high-powered Complementary Metal Oxide Semiconductor (CMOS) power amplifier. The use of digital calibration further improves the linearity of the power amplifier, enabling state-of-the-art performance in

delivering up to +20.5 dBm of power for an 802.11b transmission and +18 dBm for an 802.11n transmission. Additional calibrations are integrated to cancel any radio imperfections, such as:

- Carrier leakage
- I/Q phase matching
- Baseband nonlinearities
- RF nonlinearities
- Antenna matching

These built-in calibration routines reduce the amount of time required for product testing, and render the testing equipment unnecessary.

#### 3.6.3 Clock Generator

The clock generator produces quadrature clock signals of 2.4 GHz for both the receiver and the transmitter. All components of the clock generator are integrated into the chip, including all inductors, varactors, filters, regulators and dividers.

The clock generator has built-in calibration and self-test circuits. Quadrature clock phases and phase noise are optimized on-chip with patented calibration algorithms which ensure the best performance of the receiver and the transmitter.

#### 3.6.4 Wi-Fi Radio and Baseband

ESP32 implements a TCP/IP and full 802.11 b/g/n Wi-Fi MAC protocol. It supports the Basic Service Set (BSS) STA and SoftAP operations under the Distributed Control Function (DCF). Power management is handled with minimal host interaction to minimize the active-duty period.

The ESP32 Wi-Fi Radio and Baseband support the following features:

- 802.11b/g/n
- 802.11n MCSO-7 in both 20 MHz and 40 MHz bandwidth
- 802.11n MCS32 (RX)
- 802.11n 0.4  $\mu$ s guard-interval
- up to 150 Mbps of data rate
- Receiving STBC 2×1
- Up to 20.5 dBm of transmitting power
- Adjustable transmitting power
- Antenna diversity

ESP32 supports antenna diversity with an external RF switch. One or more GPIOs control the RF switch and selects the best antenna to minimize the effects of channel fading.

#### 3.6.5 Wi-Fi MAC

The ESP32 Wi-Fi MAC applies low-level protocol functions automatically. They are as follows:

• 4 × virtual Wi-Fi interfaces

- Simultaneous Infrastructure BSS Station mode/SoftAP mode/Promiscuous mode
- RTS protection, CTS protection, Immediate Block ACK
- Defragmentation
- TX/RX A-MPDU, RX A-MSDU
- TXOP
- WMM
- CCMP (CBC-MAC, counter mode), TKIP (MIC, RC4), WAPI (SMS4), WEP (RC4) and CRC
- Automatic beacon monitoring (hardware TSF)

#### 3.7 Bluetooth

The chip integrates a Bluetooth link controller and Bluetooth baseband, which carry out the baseband protocols and other low-level link routines, such as modulation/demodulation, packet processing, bit stream processing, frequency hopping, etc.

#### Bluetooth Radio and Baseband 3.7.1

The Bluetooth Radio and Baseband support the following features:

- Class-1, class-2 and class-3 transmit output powers, and a dynamic control range of up to 21 dB
- $\pi/4$  DQPSK and 8 DPSK modulation
- High performance in NZIF receiver sensitivity with a minimum sensitivity of -94 dBm
- Class-1 operation without external PA
- Internal SRAM allows full-speed data-transfer, mixed voice and data, and full piconet operation
- Logic for forward error correction, header error control, access code correlation, CRC, demodulation, encryption bit stream generation, whitening and transmit pulse shaping
- ACL, SCO, eSCO, and AFH
- $\bullet$  A-law,  $\mu$ -law, and CVSD digital audio CODEC in PCM interface
- SBC audio CODEC
- Power management for low-power applications
- SMP with 128-bit AES

#### Bluetooth Interface 3.7.2

- Provides UART HCI interface, up to 4 Mbps
- Provides SDIO/SPI HCI interface
- Provides PCM/I2S audio interface

#### **Bluetooth Stack** 3.7.3

The Bluetooth stack of the chip is compliant with the Bluetooth v4.2 BR/EDR and Bluetooth LE specifications.

#### 3.7.4 **Bluetooth Link Controller**

The link controller operates in three major states: standby, connection and sniff. It enables multiple connections, and other operations, such as inquiry, page, and secure simple-pairing, and therefore enables Piconet and Scatternet. Below are the features:

- Classic Bluetooth
  - Device Discovery (inquiry, and inquiry scan)
  - Connection establishment (page, and page scan)
  - Multi-connections
  - Asynchronous data reception and transmission
  - Synchronous links (SCO/eSCO)
  - Master/Slave Switch
  - Adaptive Frequency Hopping and Channel assessment
  - Broadcast encryption
  - Authentication and encryption
  - Secure Simple-Pairing
  - Multi-point and scatternet management
  - Sniff mode
  - Connectionless Slave Broadcast (transmitter and receiver)
  - Enhanced power control
  - Ping
- Bluetooth Low Energy
  - Advertising
  - Scanning
  - Simultaneous advertising and scanning
  - Multiple connections
  - Asynchronous data reception and transmission
  - Adaptive Frequency Hopping and Channel assessment
  - Connection parameter update
  - Data Length Extension
  - Link Layer Encryption

- LE Ping

#### 3.8 **Digital Peripherals**

#### General Purpose Input / Output Interface (GPIO) 3.8.1

ESP32 has 34 GPIO pins which can be assigned various functions by programming the appropriate registers. There are several kinds of GPIOs: digital-only, analog-enabled, capacitive-touch-enabled, etc. Analog-enabled GPIOs and Capacitive-touch-enabled GPIOs can be configured as digital GPIOs.

Most of the digital GPIOs can be configured as internal pull-up or pull-down, or set to high impedance. When configured as an input, the input value can be read through the register. The input can also be set to edge-trigger or level-trigger to generate CPU interrupts. Most of the digital IO pins are bi-directional, non-inverting and tristate, including input and output buffers with tristate control. These pins can be multiplexed with other functions, such as the SDIO, UART, SPI, etc. (More details can be found in the Appendix, Table IO MUX.) For low-power operations, the GPIOs can be set to hold their states.

For details, see ESP32 Technical Reference Manual > Chapter IO MUX and GPIO Matrix.

## 3.8.2 Serial Peripheral Interface (SPI)

ESP32 features three SPIs (SPI, HSPI and VSPI) in slave and master modes in 1-line full-duplex and 1/2/4-line half-duplex communication modes. These SPIs also support the following general-purpose SPI features:

- Four modes of SPI transfer format, which depend on the polarity (CPOL) and the phase (CPHA) of the SPI clock
- Up to 80 MHz (The actual speed it can reach depends on the selected pads, PCB tracing, peripheral characteristics, etc.)
- up to 64-byte FIFO

All SPIs can also be connected to the external flash/SRAM and LCD. Each SPI can be served by DMA controllers.

For details, see ESP32 Technical Reference Manual > Chapter SPI Controller.

#### Universal Asynchronous Receiver Transmitter (UART)

ESP32 has three UART interfaces, i.e., UARTO, UART1, and UART2, which provide asynchronous communication (RS232 and RS485) and IrDA support, communicating at a speed of up to 5 Mbps. UART provides hardware management of the CTS and RTS signals and software flow control (XON and XOFF). All of the interfaces can be accessed by the DMA controller or directly by the CPU.

For details, see ESP32 Technical Reference Manual > Chapter UART Controller.

#### 3.8.4 I2C Interface

ESP32 has two I2C bus interfaces which can serve as I2C master or slave, depending on the user's configuration. The I2C interfaces support:

Standard mode (100 Kbit/s)

- Fast mode (400 Kbit/s)
- Up to 5 MHz, yet constrained by SDA pull-up strength
- 7-bit/10-bit addressing mode
- Dual addressing mode

Users can program command registers to control I2C interfaces, so that they have more flexibility.

For details, see ESP32 Technical Reference Manual > Chapter I2C Controller.

#### 3.8.5 12S Interface

Two standard I2S interfaces are available in ESP32. They can be operated in master or slave mode, in full duplex and half-duplex communication modes, and can be configured to operate with an 8-/16-/32-/48-/64-bit resolution as input or output channels. BCK clock frequency, from 10 kHz up to 40 MHz, is supported. When one or both of the I2S interfaces are configured in the master mode, the master clock can be output to the external DAC/CODEC.

Both of the I2S interfaces have dedicated DMA controllers. PDM and BT PCM interfaces are supported.

For details, see ESP32 Technical Reference Manual > Chapter I2S Controller.

#### 3.8.6 Remote Control Peripheral

The infrared remote controller supports eight channels of infrared remote transmission and receiving. By programming the pulse waveform, it supports various infrared protocols. Eight channels share a 512 x 32-bit block of memory to store the transmitting or receiving waveform.

For details, see ESP32 Technical Reference Manual > Chapter Remote Control Peripheral.

#### 3.8.7 Pulse Counter

The pulse counter captures pulse and counts pulse edges through seven modes. It has eight channels, each of which captures four signals at a time. The four input signals include two pulse signals and two control signals. When the counter reaches a defined threshold, an interrupt is generated.

For details, see ESP32 Technical Reference Manual > Chapter Pulse Count Controller.

### 3.8.8 LED PWM Controller

The LED PWM controller can generate 16 independent channels of digital waveforms with configurable periods and duties.

The 16 channels of digital waveforms operate with an APB clock of 80 MHz. Eight of these channels have the option of using the 8 MHz oscillator clock. Each channel can select a 20-bit timer with configurable counting range, while its accuracy of duty can be up to 16 bits within a 1 ms period.

The software can change the duty immediately. Moreover, each channel automatically supports step-by-step duty increase or decrease, which is useful for the LED RGB color-gradient generator.

For details, see ESP32 Technical Reference Manual > Chapter LED PWM Controller.

#### 3.8.9 Motor Control PWM

The Pulse Width Modulation (PWM) controller can be used for driving digital motors and smart lights. The controller consists of PWM timers, the PWM operator and a dedicated capture sub-module. Each timer provides timing in synchronous or independent form, and each PWM operator generates a waveform for one PWM channel. The dedicated capture sub-module can accurately capture events with external timing.

For details, see ESP32 Technical Reference Manual > Chapter Motor Control PWM.

#### 3.8.10 SD/SDIO/MMC Host Controller

An SD/SDIO/MMC host controller is available on ESP32, which supports the following features:

- Secure Digital memory (SD mem Version 3.0 and Version 3.01)
- Secure Digital I/O (SDIO Version 3.0)
- Consumer Electronics Advanced Transport Architecture (CE-ATA Version 1.1)
- Multimedia Cards (MMC Version 4.41, eMMC Version 4.5 and Version 4.51)

The controller allows up to 80 MHz clock output in three different data-bus modes: 1-bit, 4-bit, and 8-bit modes. It supports two SD/SDIO/MMC4.41 cards in a 4-bit data-bus mode. It also supports one SD card operating at 1.8 V.

For details, see ESP32 Technical Reference Manual > Chapter SD/MMC Host Controller.

### 3.8.11 SDIO/SPI Slave Controller

ESP32 integrates an SD device interface that conforms to the industry-standard SDIO Card Specification Version 2.0, and allows a host controller to access the SoC, using the SDIO bus interface and protocol. ESP32 acts as the slave on the SDIO bus. The host can access the SDIO-interface registers directly and can access shared memory via a DMA engine, thus maximizing performance without engaging the processor cores.

The SDIO/SPI slave controller supports the following features:

- SPI, 1-bit SDIO, and 4-bit SDIO transfer modes over the full clock range from 0 to 50 MHz
- · Configurable sampling and driving clock edge
- Special registers for direct access by host
- Interrupts to host for initiating data transfer
- Automatic loading of SDIO bus data and automatic discarding of padding data
- Block size of up to 512 bytes
- Interrupt vectors between the host and the slave, allowing both to interrupt each other
- Supports DMA for data transfer

For details, see ESP32 Technical Reference Manual > Chapter SDIO Slave Controller.

### 3.8.12 TWAI® Controller

ESP32 family has a TWAI® controller with the following features:

• compatible with ISO 11898-1 protocol (CAN Specification 2.0)

- standard frame format (11-bit ID) and extended frame format (29-bit ID)
- bit rates:
  - from 25 Kbit/s to 1 Mbit/s in chip revision v0.0/v1.0/v1.1
  - from 12.5 Kbit/s to 1 Mbit/s in chip revision v3.0/v3.1
- multiple modes of operation: Normal, Listen Only, and Self-Test
- 64-byte receive FIFO
- special transmissions: single-shot transmissions and self reception
- acceptance filter (single and dual filter modes)
- error detection and handling: error counters, configurable error interrupt threshold, error code capture, arbitration lost capture

For details, see ESP32 Technical Reference Manual > Chapter Two-wire Automotive Interface (TWAI).

#### **Ethernet MAC Interface** 3.8.13

An IEEE-802.3-2008-compliant Media Access Controller (MAC) is provided for Ethernet LAN communications. ESP32 requires an external physical interface device (PHY) to connect to the physical LAN bus (twisted-pair, fiber, etc.). The PHY is connected to ESP32 through 17 signals of MII or nine signals of RMII. The following features are supported on the Ethernet MAC (EMAC) interface:

- 10 Mbps and 100 Mbps rates
- Dedicated DMA controller allowing high-speed transfer between the dedicated SRAM and Ethernet MAC
- Tagged MAC frame (VLAN support)
- Half-duplex (CSMA/CD) and full-duplex operation
- MAC control sublayer (control frames)
- 32-bit CRC generation and removal
- Several address-filtering modes for physical and multicast address (multicast and group addresses)
- 32-bit status code for each transmitted or received frame
- Internal FIFOs to buffer transmit and receive frames. The transmit FIFO and the receive FIFO are both 512 words (32-bit)
- Hardware PTP (Precision Time Protocol) in accordance with IEEE 1588 2008 (PTP V2)
- 25 MHz/50 MHz clock output

For details, see ESP32 Technical Reference Manual > Chapter Ethernet Media Access Controller (MAC).

#### **Analog Peripherals** 3.9

## Analog-to-Digital Converter (ADC)

ESP32 integrates two 12-bit SAR ADCs and supports measurements on 18 channels (analog-enabled pins). The ULP coprocessor in ESP32 is also designed to measure voltage, while operating in the sleep mode, which enables low-power consumption. The CPU can be woken up by a threshold setting and/or via other triggers.

With appropriate settings, the ADCs can be configured to measure voltage on 18 pins maximum.

Table 3-3 describes the ADC characteristics.

Table 3-3. ADC Characteristics

Parameter	Description		Max	Unit
DNL (Differential nonlinearity)	RTC controller; ADC connected to an	_7	7	LSB
DNE (billerential Horillineanty)	external 100 nF capacitor; DC signal input;	-/	_ ′	LOD
INL (Integral nonlinearity)	ambient temperature at 25 °C;	-12	12	LSB
inc (integral normineality)	Wi-Fi&Bluetooth off	-12	ا	LOD
Sampling rate	RTC controller	_	200	ksps
Sampling rate	DIG controller	_	2	Msps

#### Notes:

- When atten = 3 and the measurement result is above 3000 (voltage at approx. 2450 mV), the ADC accuracy will be worse than described in the table above.
- To get better DNL results, users can take multiple sampling tests with a filter, or calculate the average value.
- The input voltage range of GPIO pins within VDD3P3\_RTC domain should strictly follow the DC characteristics provided in Table 4-3. Otherwise, measurement errors may be introduced, and chip performance may be affected.

By default, there are ±6% differences in measured results between chips. ESP-IDF provides couple of <u>calibration methods</u> for ADC1. Results after calibration using eFuse Vref value are shown in Table 3-4. For higher accuracy, users may apply other calibration methods provided in ESP-IDF, or implement their own.

Table 3-4. ADC Calibration Results

Parameter	Description	Min	Max	Unit
Total error	Atten = 0, effective measurement range of 100 $\sim$ 950 mV	-23	23	mV
	Atten = 1, effective measurement range of 100 $\sim$ 1250 mV	-30	30	mV
	Atten = 2, effective measurement range of 150 $\sim$ 1750 mV	-40	40	mV
	Atten = 3, effective measurement range of 150 $\sim$ 2450 mV	-60	60	mV

For details, see <u>ESP32 Technical Reference Manual</u> > Chapter On-Chip Sensors and Analog Signal Processing.

## 3.9.2 Digital-to-Analog Converter (DAC)

Two 8-bit DAC channels can be used to convert two digital signals into two analog voltage signal outputs. The design structure is composed of integrated resistor strings and a buffer. This dual DAC supports power supply as input voltage reference. The two DAC channels can also support independent conversions.

For details, see <u>ESP32 Technical Reference Manual</u> > Chapter On-Chip Sensors and Analog Signal Processing.

#### **Touch Sensor** 3.9.3

ESP32 has 10 capacitive-sensing GPIOs, which detect variations induced by touching or approaching the GPIOs with a finger or other objects. The low-noise nature of the design and the high sensitivity of the circuit allow relatively small pads to be used. Arrays of pads can also be used, so that a larger area or more points can be detected. The 10 capacitive-sensing GPIOs are listed in Table 3-5.

Table 3-5. Capacitive-Sensing GPIOs Available on ESP32

Capacitive-Sensing Signal Name	Pin Name
ТО	GPI04
T1	GPI00
T2	GPI02
T3	MTDO
T4	MTCK
T5	MTDI
T6	MTMS
T7	GPI027
T8	32K_XN
T9	32K_XP

For details, see ESP32 Technical Reference Manual > Chapter On-Chip Sensors and Analog Signal Processing.

#### Note:

ESP32 Touch Sensor has not passed the Conducted Susceptibility (CS) test for now, and thus has limited application scenarios.

#### Peripheral Pin Configurations 3.10

Table 3-6. Peripheral Pin Configurations

Interface	Signal	Pin	Function
	ADC1_CHO	SENSOR_VP	
	ADC1_CH1	SENSOR_CAPP	
	ADC1_CH2	SENSOR_CAPN	
	ADC1_CH3	SENSOR_VN	
	ADC1_CH4	32K_XP	
	ADC1_CH5	32K_XN	
	ADC1_CH6	VDET_1	
	ADC1_CH7	VDET_2	
ADC	ADC2_CHO	GPIO4	Two 12-bit SAR ADCs
ADC	ADC2_CH1	GPI00	- IWO IZ-DIL SAR ADOS
	ADC2_CH2	GPIO2	
	ADC2_CH3	MTDO	
	ADC2_CH4	MTCK	
	ADC2_CH5	MTDI	
	ADC2_CH6	MTMS	
	ADC2_CH7	GPIO27	
	ADC2_CH8	GPIO25	
	ADC2_CH9	GPIO26	
DAC	DAC_1	GPIO25	Two C hit DACo
DAC	DAC_2	GPIO26	Two 8-bit DACs
	TOUCHO	GPIO4	
	TOUCH1	GPI00	
	TOUCH2	GPIO2	
	TOUCH3	MTDO	
Touch Concer	TOUCH4	MTCK	Canacitiva touch canacra
Touch Sensor	TOUCH5	MTDI	Capacitive touch sensors
	TOUCH6	MTMS	
	TOUCH7	GPIO27	
	TOUCH8	32K_XN	
	TOUCH9	32K_XP	
	MTDI	MTDI	
ITAC	MTCK	MTCK	ITAC for poftware debugging
JTAG	MTMS	MTMS	JTAG for software debugging
	MTDO	MTDO	

Interface	Signal	Pin	Function
	HS2_CLK	MTMS	
	HS2_CMD	MTDO	Cupports CD momony aard V2 O1 standard
SD/SDIO/MMC Host	HS2_DATAO	GPIO2	Supports SD memory card V3.01 standard
Controller	HS2_DATA1	GPIO4	
	HS2_DATA2	MTDI	
	HS2_DATA3	MTCK	
	PWMO_OUTO~2		
	PWM1_OUT_INO~2		Three channels of 16 hit timers generate
	PWMO_FLT_INO~2		Three channels of 16-bit timers generate
Motor PWM	PWM1_FLT_INO~2	Apy CDIO Dino	PWM waveforms. Each channel has a pair
IVIOLOI PVVIVI	PWMO_CAP_INO~2	Any GPIO Pins	of output signals, three fault detection
	PWM1_CAP_INO~2		signals, three event-capture signals, and
	PWMO_SYNC_INO~2		three sync signals.
	PWM1_SYNC_INO~2		
	SD_CLK	MTMS	
	SD_CMD	MTDO	CDIO interfess that conforms to the
SDIO/SPI Slave	SD_DATAO	GPIO2	SDIO interface that conforms to the
Controller	SD_DATA1	GPIO4	industry standard SDIO 2.0 card
	SD_DATA2	MTDI	specification
	SD_DATA3	MTCK	
	UORXD_in		
	UOCTS_in		
	UODSR_in		
	UOTXD_out		
	UORTS_out		
	UODTR_out		
UART	U1RXD_in	Any GPIO Pins	Three UART devices with hardware
UART	U1CTS_in	ANY GEIO FINS	flow-control and DMA
	U1TXD_out		
	U1RTS_out		
	U2RXD_in		
	U2CTS_in		
	U2TXD_out		
	U2RTS_out		
	I2CEXTO_SCL_in		
	I2CEXTO_SDA_in		
	I2CEXT1_SCL_in		
   I2C	I2CEXT1_SDA_in	Any GPIO Pins	Two I2C devices in slave or master mode
120	I2CEXTO_SCL_out	ALLY GETO PILIS	IWO IZO GEVICES III SIAVE OI IIIASTEI IIIOGE
	I2CEXTO_SDA_out		
	I2CEXT1_SCL_out		
	I2CEXT1_SDA_out		

Interface	Signal	Pin	Function				
LED PWM	ledc_hs_sig_out0~7	Any GPIO Pins	16 independent channels @80 MHz clock/RTC CLK. Duty accuracy: 16 bits.				
	ledc_ls_sig_out0~7		, ,				
	I2SOI_DATA_in0~15						
	I2SOO_BCK_in						
	12S00_WS_in						
	I2SOI_BCK_in						
	I2SOI_WS_in						
	I2SOI_H_SYNC						
	I2SOI_V_SYNC						
	I2SOI_H_ENABLE						
	I2SOO_BCK_out						
	I2SOO_WS_out		Stereo input and output from/to the audio				
	I2SOI_BCK_out		codec; parallel LCD data output; parallel				
	I2SOI_WS_out		camera data input.				
I2S	I2SOO_DATA_out0~23	Any GPIO Pins	'				
	I2S1I_DATA_in0~15	,					
	I2S10_BCK_in		Note: I2SO_CLK and I2S1_CLK can only				
	12S10_WS_in		be mapped to GPIOO, UORXD (GPIO3), or UOTXD (GPIO1) via IO MUX by selecting				
	I2S1I_BCK_in						
	12S1I_WS_in		GPIO functions CLK_OUT1, CLK_OUT2,				
	I2S1I_H_SYNC		and CLK_OUT3. For more information,				
	I2S1I_V_SYNC		see ESP32 Technical Reference Manual >				
	I2S1I_H_ENABLE		Chapter IO_MUX and GPIO Matrix > Table				
	I2S10_BCK_out		IO MUX Pad Summary.				
	I2S10_WS_out						
	I2S1I_BCK_out						
	12S1I_WS_out						
	I2S10_DATA_out0~23						
	12SO_CLK	GPIOO, UORXD,					
	I2S1_CLK	or UOTXD	Fight changels for an ID transcription and				
RMT	RMT_SIG_INO~7	Any GPIO Pins	Eight channels for an IR transmitter and				
	RMT_SIG_OUTO~7		receiver of various waveforms				
	HSPIQ_in/_out		Standard SPI consists of clock,				
	HSPID_in/_out		chip-select, MOSI and MISO. These SPIs				
	HSPICLK_in/_out		can be connected to LCD and other				
General Purpose	HSPL CS1 out		external devices. They support the				
	HSPI_CS1_out HSPI_CS2_out		following features:				
SPI	VSPIQ_in/_out	Any GPIO Pins	<ul> <li>Both master and slave modes;</li> </ul>				
0PI	VSPIQ_III/_out VSPID_in/_out		Four sub-modes of the SPI transfer				
	VSPICLK_in/_out		format;				
	VSPI_CSO_in/_out		<ul> <li>Configurable SPI frequency;</li> </ul>				
	VSPI_CS0_III/_out		<ul> <li>Up to 64 bytes of FIFO and DMA.</li> </ul>				
	VOI 1_001_00t						

Interface	Signal	Pin	Function
	VSPI_CS2_out		
	SPIHD	SD_DATA_2	
	SPIWP	SD_DATA_3	
	SPICS0	SD_CMD	
	SPICLK	SD_CLK	
	SPIQ	SD_DATA_0	
	SPID	SD_DATA_1	
	HSPICLK	MTMS	
	HSPICS0	MTDO	Cupports Standard SDL Dual SDL and
Parallel QSPI	HSPIQ	MTDI	Supports Standard SPI, Dual SPI, and Quad SPI that can be connected to the
	HSPID	MTCK	
	HSPIHD	GPIO4	external flash and SRAM
	HSPIWP	GPIO2	
	VSPICLK	GPIO18	
	VSPICS0	GPI05	
	VSPIQ	GPIO19	
	VSPID	GPIO23	
	VSPIHD	GPIO21	
	VSPIWP	GPIO22	
	EMAC_TX_CLK	GPI00	
	EMAC_RX_CLK	GPI05	
	EMAC_TX_EN	GPIO21	
	EMAC_TXD0	GPIO19	
	EMAC_TXD1	GPI022	
	EMAC_TXD2	MTMS	
	EMAC_TXD3	MTDI	
	EMAC_RX_ER	MTCK	
	EMAC_RX_DV	GPIO27	
	EMAC_RXD0	GPI025	
EMAC	EMAC_RXD1	GPI026	Ethernet MAC with MII/RMII interface
	EMAC_RXD2	UOTXD	
	EMAC_RXD3	MTDO	
	EMAC_CLK_OUT	GPI016	
	EMAC_CLK_OUT_180	GPI017	
	EMAC_TX_ER	GPIO4	
	EMAC_MDC_out	Any GPIO Pins	
	EMAC_MDI_in	Any GPIO Pins	
	EMAC_MDO_out	Any GPIO Pins	
	EMAC_CRS_out	Any GPIO Pins	
	EMAC_COL_out	Any GPIO Pins	

Interface	Signal	Pin	Function		
Pulse Counter	pent_sig_ch0_in0 pent_sig_ch1_in0 pent_ctrl_ch0_in0 pent_ctrl_ch1_in0 pent_sig_ch0_in1 pent_sig_ch0_in1 pent_sig_ch1_in1 pent_ctrl_ch0_in1 pent_sig_ch0_in2 pent_sig_ch0_in2 pent_sig_ch1_in2 pent_ctrl_ch0_in2 pent_ctrl_ch0_in3 pent_sig_ch0_in3 pent_sig_ch1_in3 pent_sig_ch1_in3 pent_ctrl_ch0_in3 pent_ctrl_ch0_in3 pent_ctrl_ch0_in4 pent_sig_ch0_in4 pent_sig_ch1_in4 pent_sig_ch0_in5 pent_ctrl_ch0_in5 pent_ctrl_ch0_in5 pent_sig_ch0_in6 pent_sig_ch1_in6 pent_sig_ch0_in6 pent_sig_ch0_in7 pent_sig_ch1_in7 pent_sig_ch1_in7 pent_sig_ch1_in7	Pin  Any GPIO Pins	Operating in seven different modes, the pulse counter captures pulse and counts pulse edges.		
TWAI	pcnt_ctrl_ch1_in7 twai_rx twai_tx twai_bus_off_on	Any GPIO Pins	Compatible with ISO 11898-1 protocol (CAN Specification 2.0)		
	twai_clkout				

## 4 Electrical Characteristics

## 4.1 Absolute Maximum Ratings

Stresses above those listed in Table 4-1 *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only and normal operation of the device at these or any other conditions beyond those indicated in Section 4.2 Recommended Power Supply Characteristics is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Parameter Description Min Max Unit VDDA, VDD3P3, VDD3P3 RTC, Allowed input voltage 3.6 V -0.3VDD3P3 CPU, VDD SDIO  $I_{output}^{1}$ Cumulative IO output current 1200 mΑ °C  $\mathsf{T}_{STORE}$ Storage temperature -40 150

Table 4-1. Absolute Maximum Ratings

## 4.2 Recommended Power Supply Characteristics

Parameter Description Unit Min Тур Max VDDA, VDD3P3\_RTC note 1, VDD3P3, Voltage applied to power supply 2.3/3.0 note 3 3.3 3.6 V VDD\_SDIO (3.3 V mode) note 2 pins per power domain VDD3P3\_CPU V Voltage applied to power supply pin 3.3 3.6 1.8 Current delivered by external power  $|V_{DD}|$ 0.5 Α supply T note 4 -40 125 °C Operating temperature

Table 4-2. Recommended Power Supply Characteristics

- 1. When writing eFuse, VDD3P3\_RTC should be at least 3.3 V.
- VDD\_SDIO works as the power supply for the related IO, and also for an external device. Please refer to the Appendix IO\_MUX of this datasheet for more details.
  - VDD\_SDIO can be sourced internally by the ESP32 from the VDD3P3\_RTC power domain:
    - When VDD\_SDIO operates at 3.3 V, it is driven directly by VDD3P3\_RTC through a 6  $\Omega$  resistor, therefore, there will be some voltage drop from VDD3P3\_RTC.
    - When VDD\_SDIO operates at 1.8 V, it can be generated from ESP32's internal LDO. The maximum current this LDO can offer is 40 mA, and the output voltage range is 1.65 V ~ 2.0 V.
  - VDD\_SDIO can also be driven by an external power supply.
  - Please refer to Section 2.3.1 Power Scheme, for more information.
- 3. Chips with a 3.3 V flash or PSRAM in-package: this minimum voltage is 3.0 V;
  - Chips with no flash or PSRAM in-package: this minimum voltage is 2.3 V;
  - For more information, see Section 1 ESP32 Series Comparison.
- 4. The operating temperature of ESP32-U4WDH ranges from -40 °C to 105 °C, due to the in-package flash.
  - The operating temperature of ESP32-DOWDR2-V3 ranges from -40 °C to 85 °C, due to the in-package PSRAM.
  - $\bullet$  For other chips that have no in-package flash or PSRAM, their operating temperature is -40 °C  $\sim$  125 °C.

<sup>&</sup>lt;sup>1</sup> The product proved to be fully functional after all its IO pins were pulled high while being connected to ground for 24 consecutive hours at ambient temperature of 25 °C.

#### DC Characteristics (3.3 V, 25 °C) 4.3

Table 4-3. DC Characteristics (3.3 V, 25 °C)

Parameter	r Description		Min	Тур	Max	Unit
$C_{IN}$	Pin capacitance		_	2	_	pF
$V_{IH}$	High-level input voltage		0.75×VDD <sup>1</sup>	_	VDD1+0.3	V
$V_{IL}$	Low-level input voltage		-0.3	_	0.25×VDD <sup>1</sup>	V
$ I_{IH} $	High-level input current		_	_	50	nA
$ I_{IL} $	Low-level input current		_	_	50	nA
$V_{OH}$	High-level output voltage		0.8×VDD <sup>1</sup>	_	_	V
$V_{OL}$	Low-level output voltage		_	_	0.1×VDD <sup>1</sup>	V
	High-level source current (VDD $^1$ = 3.3 V, V $_{OH}$ >= 2.64 V, output drive strength set to the maximum)	VDD3P3_CPU power domain <sup>1, 2</sup>	_	40	_	mA
$   _{OH}$		VDD3P3_RTC power domain <sup>1, 2</sup>	_	40	_	mA
		VDD_SDIO power domain <sup>1, 3</sup>	_	20	_	mA
$I_{OL}$	Low-level sink current (VDD $^1$ = 3.3 V, V $_{OL}$ = 0.495 V, output drive strength set to the maximum)		_	28	_	mΑ
$R_{PU}$	Resistance of internal pull-up resistor		_	45	_	kΩ
$R_{PD}$	Resistance of internal pull-down resistor		_	45	_	kΩ
$\bigvee_{IL\_nRST}$	Low-level input voltage of ( to shut down the chip	CHIP_PU	_	_	0.6	V

- 1. Please see Table IO\_MUX for IO's power domain. VDD is the I/O voltage for a particular power domain of pins.
- 2. For VDD3P3\_CPU and VDD3P3\_RTC power domain, per-pin current sourced in the same domain is gradually reduced from around 40 mA to around 29 mA,  $V_{OH}$ >=2.64 V, as the number of current-source pins increases.
- 3. For VDD\_SDIO power domain, per-pin current sourced in the same domain is gradually reduced from around 30 mA to around 10 mA,  $V_{OH}$ >=2.64 V, as the number of current-source pins increases.

# **RF Current Consumption in Active Mode**

The current consumption measurements are taken with a 3.3 V supply at 25 °C of ambient temperature at the RF port. All transmitters' measurements are based on a 50% duty cycle.

Table 4-4. Current Consumption Depending on RF Modes

Work Mode		Тур	Max	Unit
Transmit 802.11b, DSSS 1 Mbps, POUT = +19.5 dBm	_	240	_	mA
Transmit 802.11g, OFDM 54 Mbps, POUT = +16 dBm	_	190	_	mΑ
Transmit 802.11n, OFDM MCS7, POUT = +14 dBm	_	180	_	mA
Receive 802.11b/g/n	_	95 ~ 100	_	mΑ
Transmit BT/BLE, POUT = 0 dBm		130	_	mA
Receive BT/BLE	_	95 ~ 100	_	mA

#### Reliability 4.5

Table 4-5. Reliability Qualifications

Test Item	Test Conditions	Test Standard	
HTOL (High Temperature Operating Life)	125 °C, 1000 hours	JESD22-A108	
ESD (Electro-Static	HBM (Human Body Mode) <sup>1</sup> ± 2000 V	JS-001	
Discharge Sensitivity)	CDM (Charge Device Mode) <sup>2</sup> ± 500 V	JS-002	
Latch up	Current trigger ± 200 mA	JESD78	
Laterrup	Voltage trigger 1.5 × VDD $_{max}$	JESD/6	
	Bake 24 hours @125 °C	J-STD-020,	
Preconditioning	Moisture soak (level 3: 192 hours @30 °C, 60% RH)	JESD47,	
	IR reflow solder: 260 + 0 °C, 20 seconds, three	JESD22-A113	
	times		
TCT (Temperature Cycling Test)	–65 °C / 150 °C, 500 cycles	JESD22-A104	
Autoclave Test	121 °C, 100% RH, 96 hours	JESD22-A102	
uHAST (Highly Accelerated Stress Test, unbiased)	130 °C, 85% RH, 96 hours	JESD22-A118	
HTSL (High Temperature Storage Life)	150 °C, 1000 hours	JESD22-A103	

<sup>1.</sup> JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.

## 4.6 Wi-Fi Radio

Table 4-6. Wi-Fi Radio Characteristics

Parameter	Description	Min	Тур	Max	Unit
Operating frequency range $^{note1}$	_	2412	_	2484	MHz
Output impedance note2	-	-	note 2	_	Ω
TX power note3	11n, MCS7	12	13	14	dBm
1x power	11b mode	18.5	19.5	20.5	dBm
	11b, 1 Mbps	_	-98	_	dBm
	11b, 11 Mbps	_	-88	_	dBm
	11g, 6 Mbps	_	-93		dBm
Sensitivity	11g, 54 Mbps	_	<b>−75</b>	_	dBm
Sensitivity	11n, HT20, MCS0	_	-93		dBm
	11n, HT20, MCS7	_	-73	_	dBm
	11n, HT40, MCS0	_	-90	_	dBm
	11n, HT40, MCS7	_	-70	_	dBm
	11g, 6 Mbps	_	27	_	dB

<sup>2.</sup> JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.

Parameter	Description	Min	Тур	Max	Unit
	11g, 54 Mbps		13	-	dB
	11n, HT20, MCS0	_	27	_	dB
	11n, HT20, MCS7	_	12	_	dB

- 1. Device should operate in the frequency range allocated by regional regulatory authorities. Target operating frequency range is configurable by software.
- 2. The typical value of the Wi-Fi radio output impedance is different between chips in different QFN packages. For chips in a QFN 6×6 package, the value is 30+j10  $\Omega$ . For chips in a QFN 5×5 package, the value is 35+j10  $\Omega$ .
- 3. Target TX power is configurable based on device or certification requirements.

#### 4.7 **Bluetooth Radio**

## 4.7.1 Receiver –Basic Data Rate

Table 4-7. Receiver Characteristics - Basic Data Rate

Parameter	Description	Min	Тур	Max	Unit
Sensitivity @0.1% BER	_	-90	-89	-88	dBm
Maximum received signal @0.1% BER	_	0	_	_	dBm
Co-channel C/I	_	_	+7	_	dB
	F = FO + 1 MHz	_	_	-6	dB
	F = FO –1 MHz	_	_	-6	dB
Adjacent channel selectivity C/I	F = F0 + 2 MHz	_	_	-25	dB
Adjacent charmer selectivity 6/1	F = F0 –2 MHz	_	_	-33	dB
	F = FO + 3 MHz	_	_	-25	dB
	F = F0 –3 MHz		_	-45	dB
	30 MHz ~ 2000 MHz	-10	_		dBm
Out-of-band blocking performance	2000 MHz ~ 2400 MHz	-27	_	_	dBm
Out-or-band blocking performance	2500 MHz ~ 3000 MHz	-27	_		dBm
	3000 MHz ~ 12.5 GHz	-10	_	_	dBm
Intermodulation	_	-36	_		dBm

## 4.7.2 Transmitter -Basic Data Rate

Table 4-8. Transmitter Characteristics -Basic Data Rate

Parameter	Description	Min	Тур	Max	Unit
RF transmit power note1	_	_	0	_	dBm
Gain control step	_	_	3	_	dB
RF power control range	_	-12	_	+9	dBm
+20 dB bandwidth	_	_	0.9	_	MHz
	$F = FO \pm 2 MHz$	_	-47	_	dBm
Adjacent channel transmit power	$F = FO \pm 3 MHz$	_	-55	_	dBm
	F = F0 ± > 3 MHz	_	-60	_	dBm

Parameter	Description	Min	Тур	Max	Unit
$\Delta f1_{ extsf{avg}}$	_	_		155	kHz
$\Delta~f2_{\sf max}$	_	133.7	_		kHz
$\Delta f 2_{\text{avg}}/\Delta f 1_{\text{avg}}$	_	_	0.92	_	_
ICFT	_	_	-7	_	kHz
Drift rate	_	_	0.7	_	kHz/50 $\mu$ s
Drift (DH1)	_	_	6	_	kHz
Drift (DH5)	_	_	6	_	kHz

<sup>1.</sup> There are in total eight power levels from level 0 to level 7, with transmit power ranging from -12 dBm to 9 dBm. When the power level rises by 1, the transmit power increases by 3 dB. Power level 4 is used by default and the corresponding transmit power is 0 dBm.

## 4.7.3 Receiver – Enhanced Data Rate

Table 4-9. Receiver Characteristics – Enhanced Data Rate

Parameter	Description	Min	Тур	Max	Unit
$\pi/4$	DQPSK				
Sensitivity @0.01% BER	_	-90	-89	-88	dBm
Maximum received signal @0.01% BER	_	_	0	_	dBm
Co-channel C/I	_	_	11	_	dB
	F = FO + 1 MHz	_	-7	_	dB
	F = FO -1 MHz	_	-7	_	dB
Adjacent channel calcotivity C/I	F = F0 + 2 MHz	_	-25	_	dB
Adjacent channel selectivity C/I	F = F0 -2 MHz	_	-35	_	dB
	F = FO + 3 MHz	_	-25	_	dB
	F = F0 -3 MHz	_	-45	_	dB
81	PSK				
Sensitivity @0.01% BER	_	-84	-83	-82	dBm
Maximum received signal @0.01% BER	_	_	-5	_	dBm
C/I c-channel	_	_	18	_	dB
	F = FO + 1 MHz	_	2	_	dB
	F = FO -1 MHz	_	2	_	dB
Adjacent channel calcotivity C/I	F = F0 + 2 MHz	_	-25	_	dB
Adjacent channel selectivity C/I	F = F0 -2 MHz	_	-25	_	dB
	F = FO + 3 MHz	_	-25	_	dB
	F = F0 –3 MHz	_	-38	_	dB

## 4.7.4 Transmitter – Enhanced Data Rate

Table 4-10. Transmitter Characteristics – Enhanced Data Rate

Parameter	Description	Min	Тур	Max	Unit
RF transmit power (see note under Table 4-10)	_	_	0	_	dBm

Parameter	Description	Min	Тур	Max	Unit
Gain control step	_	_	3	_	dB
RF power control range	_	-12	_	+9	dBm
$\pi/4$ DQPSK max w0	_	_	-0.72	_	kHz
$\pi$ /4 DQPSK max wi	_	_	-6	_	kHz
$\pi/4$ DQPSK max  wi + w0	_	_	-7.42	_	kHz
8DPSK max w0	_	_	0.7	_	kHz
8DPSK max wi	_	_	-9.6	_	kHz
8DPSK max  wi + w0	_	_	-10	_	kHz
	RMS DEVM	_	4.28	_	%
$\pi/4$ DQPSK modulation accuracy	99% DEVM	_	100	_ 	%
	Peak DEVM	_	13.3	_	%
	RMS DEVM	_	5.8	_	%
8 DPSK modulation accuracy	99% DEVM	_	100	_	%
	Peak DEVM	_	14	_	%
	$F = FO \pm 1 MHz$	_	-46	_	dBm
In hand enurious omissions	$F = F0 \pm 2 MHz$	_	-40	_	dBm
In-band spurious emissions	F = F0 ± 3 MHz	_	-46	_	dBm
	F = F0 +/-> 3 MHz	_	_	-53	dBm
EDR differential phase coding	_	_	100	_	%

#### Bluetooth LE Radio 4.8

## 4.8.1 Receiver

Table 4-11. Receiver Characteristics -Bluetooth LE

Parameter	Description	Min	Тур	Max	Unit
Sensitivity @30.8% PER	_	-94	-93	-92	dBm
Maximum received signal @30.8% PER	_	0	_		dBm
Co-channel C/I	_	_	+10	_	dB
	F = FO + 1 MHz	_	-5		dB
	F = FO -1 MHz	_	-5	_	dB
Adjacent channel selectivity C/I	F = F0 + 2 MHz	_	-25	1	dB
Aujacent channel selectivity 6/1	F = FO -2 MHz	_	-35		dB
	F = F0 + 3 MHz	_	-25		dB
	F = FO -3 MHz	_	-45	1	dB
	30 MHz ~ 2000 MHz	-10	_		dBm
Out of hand blocking performance	2000 MHz ~ 2400	-27	_	-	dBm
Out-of-band blocking performance	MHz				
	2500 MHz ~ 3000	-27	_	-	dBm
	MHz				
	3000 MHz ~ 12.5 GHz	-10	_	_	dBm
Intermodulation	_	-36	_	_	dBm

## 4.8.2 Transmitter

Table 4-12. Transmitter Characteristics –Bluetooth LE

Parameter	Description	Min	Тур	Max	Unit
RF transmit power (see note under Table 4-8)	_	_	0	_	dBm
Gain control step	_	_	3	-	dB
RF power control range	_	-12	_	+9	dBm
	$F = FO \pm 2 MHz$	_	-52	_	dBm
Adjacent channel transmit power	$F = FO \pm 3 MHz$	_	-58		dBm
	$F = F0 \pm > 3 MHz$	_	-60	1	dBm
$\Delta  f 1_{avg}$	_	_	_	265	kHz
$\Delta~f2_{\sf max}$	_	247	_	_	kHz
$\Delta~f2_{ m avg}/\Delta~f1_{ m avg}$	_	_	0.92	_	_
ICFT	_	_	-10	_	kHz
Drift rate	_	_	0.7	_	kHz/50 μs
Drift	_	_	2	_	kHz

# 5 Packaging

- For information about tape, reel, and chip marking, please refer to Espressif Chip Packaging Information.
- The pins of the chip are numbered in anti-clockwise order starting from Pin 1 in the top view. For pin numbers and pin names, see also pin layout figures in Section 2.1 Pin Layout.




Figure 5-1. QFN48 (6×6 mm) Package




Figure 5-2. QFN48 (5×5 mm) Package

## **Related Documentation and Resources**

### **Related Documentation**

- ESP32 Technical Reference Manual Detailed information on how to use the ESP32 memory and peripherals.
- ESP32 Hardware Design Guidelines Guidelines on how to integrate the ESP32 into your hardware product.
- ESP32 ECO and Workarounds for Bugs Correction of ESP32 design errors.
- Certificates

https://espressif.com/en/support/documents/certificates

ESP32 Product/Process Change Notifications (PCN)

https://espressif.com/en/support/documents/pcns

• ESP32 Advisories - Information on security, bugs, compatibility, component reliability.

https://espressif.com/en/support/documents/advisories

 Documentation Updates and Update Notification Subscription https://espressif.com/en/support/download/documents

# **Developer Zone**

- ESP-IDF Programming Guide for ESP32 Extensive documentation for the ESP-IDF development framework.
- ESP-IDF and other development frameworks on GitHub.

https://github.com/espressif

• ESP32 BBS Forum – Engineer-to-Engineer (E2E) Community for Espressif products where you can post questions, share knowledge, explore ideas, and help solve problems with fellow engineers.

https://esp32.com/

• The ESP Journal - Best Practices, Articles, and Notes from Espressif folks.

https://blog.espressif.com/

• See the tabs SDKs and Demos, Apps, Tools, AT Firmware.

https://espressif.com/en/support/download/sdks-demos

### **Products**

• ESP32 Series SoCs - Browse through all ESP32 SoCs.

https://espressif.com/en/products/socs?id=ESP32

• ESP32 Series Modules - Browse through all ESP32-based modules.

https://espressif.com/en/products/modules?id=ESP32

• ESP32 Series DevKits - Browse through all ESP32-based devkits.

https://espressif.com/en/products/devkits?id=ESP32

• ESP Product Selector – Find an Espressif hardware product suitable for your needs by comparing or applying filters. https://products.espressif.com/#/product-selector?language=en

### **Contact Us**

• See the tabs Sales Questions, Technical Enquiries, Circuit Schematic & PCB Design Review, Get Samples (Online stores), Become Our Supplier, Comments & Suggestions.

https://espressif.com/en/contact-us/sales-questions

# Appendix A –ESP32 Pin Lists

# A.1. Notes on ESP32 Pin Lists

Table 5-1. Notes on ESP32 Pin Lists

No.	Description
1	In Table IO_MUX, the boxes highlighted in yellow indicate the GPIO pins that are input-only.
1	Please see the following note for further details.
	GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull-
2	up/pull-down circuitry. The pin names are: SENSOR_VP (GPIO36), SENSOR_CAPP (GPIO37),
	SENSOR_CAPN (GPI038), SENSOR_VN (GPI039), VDET_1 (GPI034), VDET_2 (GPI035).
	The pins are grouped into four power domains: VDDA (analog power supply), VDD3P3_RTC
	(RTC power supply), VDD3P3_CPU (power supply of digital IOs and CPU cores), VDD_SDIO
3	(power supply of SDIO IOs). VDD_SDIO is the output of the internal SDIO-LDO. The voltage of
	SDIO-LDO can be configured at 1.8 V or be the same as that of VDD3P3_RTC. The strapping
	pin and eFuse bits determine the default voltage of the SDIO-LDO. Software can change
	the voltage of the SDIO-LDO by configuring register bits. For details, please see the column
	"Power Domain" in Table IO_MUX.
	The functional pins in the VDD3P3_RTC domain are those with analog functions, including
4	the 32 kHz crystal oscillator, ADC, DAC, and the capacitive touch sensor. Please see columns
	"Analog Function 0 ~ 2" in Table IO_MUX.
5	These VDD3P3_RTC pins support the RTC function, and can work during Deep-sleep. For
	example, an RTC-GPIO can be used for waking up the chip from Deep-sleep.
	The GPIO pins support up to six digital functions, as shown in columns "Function 0 ~ 5" In
	Table IO_MUX. The function selection registers will be set as "N", where N is the function
	number. Below are some definitions:
	SD_* is for signals of the SDIO slave.
	HS1_* is for Port 1 signals of the SDIO host.
	HS2_* is for Port 2 signals of the SDIO host.  ATT 10
6	MT* is for signals of the JTAG.
	UO* is for signals of the UARTO module.
	U1* is for signals of the UART1 module.  HOT:  Output  Description:  Output  Descri
	U2* is for signals of the UART2 module.  ODIT is for signals of the ODIG word by
	SPI* is for signals of the SPI01 module.    SPI = SPI = SPI0
	HSPI* is for signals of the SPI2 module.      NSPI* is for signals of the SPI2 module.
	VSPI* is for signals of the SPI3 module.

No.	Description
	Each column about digital "Function" is accompanied by a column about "Type". Please see the following explanations for the meanings of "type" with respect to each "function" they are associated with. For each "Function-N", "type" signifies:
	• I: input only. If a function other than "Function-N" is assigned, the input signal of "Function-N" is still from this pin.
	• I1: input only. If a function other than "Function-N" is assigned, the input signal of "Function-N" is always "1".
7	<ul> <li>IO: input only. If a function other than "Function-N" is assigned, the input signal of "Function-N" is always "O".</li> <li>O: output only.</li> </ul>
	<ul> <li>T: high-impedance.</li> <li>I/O/T: combinations of input, output, and high-impedance according to the function signal.</li> </ul>
	• I1/O/T: combinations of input, output, and high-impedance, according to the function signal. If a function is not selected, the input signal of the function is "1".  For example, pin 30 can function as HS1_CMD or SD_CMD, where HS1_CMD is of an "I1/O/T"
	type. If pin 30 is selected as HS1_CMD, this pin's input and output are controlled by the SDIO host. If pin 30 is not selected as HS1_CMD, the input signal of the SDIO host is always "1".
	Each digital output pin is associated with its configurable drive strength. Column "Drive Strength" in Table IO_MUX lists the default values. The drive strength of the digital output pins can be configured into one of the following four options:
	• O: ~5 mA
8	• 1: ~10 mA
	• 2: ~20 mA • 3: ~40 mA
	The default value is 2.
	The drive strength of the internal pull-up (wpu) and pull-down (wpd) is ~75 $\mu$ A.
	Column "At Reset" in Table IO_MUX lists the status of each pin during reset, including input-
9	enable (ie=1), internal pull-up (wpu) and internal pull-down (wpd). During reset, all pins are output-disabled.
	Column "After Reset" in Table IO_MUX lists the status of each pin immediately after reset,
10	including input-enable (ie=1), internal pull-up (wpu) and internal pull-down (wpd). After reset, each pin is set to "Function 0". The output-enable is controlled by digital Function 0.
11	Table Ethernet_MAC is about the signal mapping inside Ethernet MAC. The Ethernet MAC supports MII and RMII interfaces, and supports both the internal PLL clock and the external clock source. For the MII interface, the Ethernet MAC is with/without the TX_ERR signal. MDC, MDIO, CRS and COL are slow signals, and can be mapped onto any GPIO pin through the GPIO-Matrix.
12	Table GPIO Matrix is for the GPIO-Matrix. The signals of the on-chip functional modules can be mapped onto any GPIO pin. Some signals can be mapped onto a pin by both IO-MUX and GPIO-Matrix, as shown in the column tagged as "Same input signal from IO_MUX core" in Table GPIO Matrix.

	No.	Description
		*In Table GPIO_Matrix, the column "Default Value if unassigned" records the default value
	10	of the an input signal if no GPIO is assigned to it. The actual value is determined by register
	13	GPIO_FUNCm_IN_INV_SEL and GPIO_FUNCm_IN_SEL. (The value of m ranges from 1 to
		255.)

# A.2. GPIO\_Matrix

Table 5-2. GPIO\_Matrix

Signal No.	Input Signals	Default Value If Unassigned*	Same Input Signal from IO_MUX Core	Output Signals	Output Enable of Output Signals
0	SPICLK_in	0 yes SPICLK_o		SPICLK_out	SPICLK_oe
1	SPIQ_in 0 yes		yes	SPIQ_out	SPIQ_oe
2	SPID_in	0	yes	SPID_out	SPID_oe
3	SPIHD_in	0	yes	SPIHD_out	SPIHD_oe
4	SPIWP_in	0	yes	SPIWP_out	SPIWP_oe
5	SPICSO_in	0	yes	SPICSO_out	SPICSO_oe
6	SPICS1_in	0	no	SPICS1_out	SPICS1_oe
7	SPICS2_in	0	no	SPICS2_out	SPICS2_oe
8	HSPICLK_in	0	yes	HSPICLK_out	HSPICLK_oe
9	HSPIQ_in	0	yes	HSPIQ_out	HSPIQ_oe
10	HSPID_in	0	yes	HSPID_out	HSPID_oe
11	HSPICSO_in	0	yes	HSPICSO_out	HSPICSO_oe
12	HSPIHD_in	0	yes	HSPIHD_out	HSPIHD_oe
13	HSPIWP_in			HSPIWP_out	HSPIWP_oe
14	UORXD_in	0	yes	UOTXD_out	1'd1
15	UOCTS_in	0	yes	UORTS_out	1'd1
16	UODSR_in	0	no	UODTR_out	1'd1
17	U1RXD_in	0			1'd1
18	U1CTS_in	0	yes	U1RTS_out	1'd1
23	I2SOO_BCK_in	0	no	I2SOO_BCK_out	1'd1
24	I2S10_BCK_in	0	no	I2S10_BCK_out	1'd1
25	I2S00_WS_in	0	no	I2SOO_WS_out	1'd1
26	I2S10_WS_in	0	no	I2S10_WS_out	1'd1
27	I2SOI_BCK_in	0	no	I2SOI_BCK_out	1'd1
28	I2S0I_WS_in	0	no	I2SOI_WS_out	1'd1
29	I2CEXTO_SCL_in	1	no	I2CEXTO_SCL_out	1'd1
30	I2CEXTO_SDA_in	1	no	I2CEXTO_SDA_out	1'd1
31	pwm0_sync0_in	0	no	sdio_tohost_int_out	1'd1
32	pwm0_sync1_in	0	no	pwm0_out0a	1'd1
33	pwm0_sync2_in	0	no	pwm0_out0b	1'd1
34	pwm0_f0_in	0	no	pwm0_out1a	1'd1

		Default	Same Input		
Signal		Value If	Signal from		Output Enable of
No.	Input Signals	Unassigned*	IO_MUX Core	Output Signals	Output Signals
35	pwm0_f1_in	0	no	pwm0_out1b	1'd1
36	pwm0_f2_in	0	no	pwm0_out2a	1'd1
37	_	0	no	pwm0_out2b	1'd1
39	pcnt_sig_ch0_in0	0	no	_	1'd1
40	pcnt_sig_ch1_in0	0	no	_	1'd1
41	pent_ctrl_ch0_in0	0	no	_	1'd1
42	pent_etrl_eh1_in0	0	no	_	1'd1
43	pcnt_sig_ch0_in1	0	no	_	1'd1
44	pcnt_sig_ch1_in1	0	no	_	1'd1
45	pent_ctrl_ch0_in1	0	no	_	1'd1
46	pent_ctrl_ch1_in1	0	no	_	1'd1
47	pcnt_sig_ch0_in2	0	no	_	1'd1
48	pcnt_sig_ch1_in2	0	no	_	1'd1
49	pcnt_ctrl_ch0_in2	0	no	_	1'd1
50	pent_ctrl_ch1_in2	0	no	_	1'd1
51	pent_sig_ch0_in3	0	no	_	1'd1
52	pcnt_sig_ch1_in3	0	no	_	1'd1
53	pent_ctrl_ch0_in3	0	no	_	1'd1
54	pent_ctrl_ch1_in3	0	no	_	1'd1
55	pcnt_sig_ch0_in4	0	no	_	1'd1
56	pcnt_sig_ch1_in4	0	no	_	1'd1
57	pent_ctrl_ch0_in4	0	no	_	1'd1
58	pent_etrl_eh1_in4	0	no	_	1'd1
61	HSPICS1_in	0	no	HSPICS1_out	HSPICS1_oe
62	HSPICS2_in	0	no	HSPICS2_out	HSPICS2_oe
63	VSPICLK_in	0	yes	VSPICLK_out_mux	VSPICLK_oe
64	VSPIQ_in	0	yes	VSPIQ_out	VSPIQ_oe
65	VSPID_in	0	yes	VSPID_out	VSPID_oe
66	VSPIHD_in	0	yes	VSPIHD_out	VSPIHD_oe
67	VSPIWP_in	0	yes	VSPIWP_out	VSPIWP_oe
68	VSPICSO_in	0	yes	VSPICSO_out	VSPICSO_oe
69	VSPICS1_in	0	no	VSPICS1_out	VSPICS1_oe
70	VSPICS2_in	0	no	VSPICS2_out	VSPICS2_oe
71	pcnt_sig_ch0_in5	0	no	ledc_hs_sig_out0	1'd1
72	pcnt_sig_ch1_in5	0	no	ledc_hs_sig_out1	1'd1
73	pcnt_ctrl_ch0_in5	0	no	ledc_hs_sig_out2	1'd1
74	pcnt_ctrl_ch1_in5	0	no	ledc_hs_sig_out3	1'd1
75	pcnt_sig_ch0_in6	0	no	ledc_hs_sig_out4	1'd1
76	pcnt_sig_ch1_in6	0	no	ledc_hs_sig_out5	1'd1
77	pcnt_ctrl_ch0_in6	0	no	ledc_hs_sig_out6	1'd1
78	pcnt_ctrl_ch1_in6	0	no	ledc_hs_sig_out7	1'd1

		Default	Same Input		
Signal		Value If	Signal from		Output Enable of
No.	Input Signals	Unassigned*	IO_MUX Core	Output Signals	Output Signals
79	pcnt_sig_ch0_in7	0	no	ledc_ls_sig_out0	1'd1
80	pcnt_sig_ch1_in7	0	no	ledc_ls_sig_out1	1'd1
81	pent_ctrl_ch0_in7	0	no	ledc_ls_sig_out2	1'd1
82	pent_etrl_eh1_in7	0	no	ledc_ls_sig_out3	1'd1
83	rmt_sig_in0	0	no	ledc_ls_sig_out4	1'd1
84	rmt_sig_in1	0	no	ledc_ls_sig_out5	1'd1
85	rmt_sig_in2	rmt_sig_in2 0 no ledc_ls_sig_out6		1'd1	
86	rmt_sig_in3			1'd1	
87	rmt_sig_in4	0	no	rmt_sig_out0	1'd1
88	rmt_sig_in5	0	no	rmt_sig_out1	1'd1
89	rmt_sig_in6			1'd1	
90	rmt_sig_in7 O no rmt_sig_out3		rmt_sig_out3	1'd1	
91		_	_	rmt_sig_out4	1'd1
92	1	_	_	rmt_sig_out6	1'd1
94	twai_rx	1	no	rmt_sig_out7	1'd1
95	I2CEXT1_SCL_in	1	no	I2CEXT1_SCL_out	1'd1
96	I2CEXT1_SDA_in	1	no	I2CEXT1_SDA_out	1'd1
97	host_card_detect_n_1	0	no	host_ccmd_od_pullup_en_n	1'd1
98	host_card_detect_n_2	0	no	host_rst_n_1	1'd1
99	host_card_write_prt_1	0	no	host_rst_n_2	1'd1
100	host_card_write_prt_2	0	no	gpio_sd0_out	1'd1
101	host_card_int_n_1	0	no	gpio_sd1_out	1'd1
102	host_card_int_n_2	0	no	gpio_sd2_out	1'd1
103	pwm1_sync0_in	0	no	gpio_sd3_out	1'd1
104	pwm1_sync1_in	0	no	gpio_sd4_out	1'd1
105	pwm1_sync2_in	0	no	gpio_sd5_out	1'd1
106	pwm1_f0_in	0	no	gpio_sd6_out	1'd1
107	pwm1_f1_in	0	no	gpio_sd7_out	1'd1
108	pwm1_f2_in	0	no	pwm1_out0a	1'd1
109	pwm0_cap0_in	0	no	pwm1_out0b	1'd1
110	pwm0_cap1_in	0	no	pwm1_out1a	1'd1
111	pwm0_cap2_in	0	no	pwm1_out1b	1'd1
112	pwm1_cap0_in	0	no	pwm1_out2a	1'd1
113	pwm1_cap1_in	0	no	pwm1_out2b	1'd1
114	pwm1_cap2_in	0	no	pwm2_out1h	1'd1
115	pwm2_flta	1	no	pwm2_out1l	1'd1
116	pwm2_fltb	1	no	pwm2_out2h	1'd1
117	pwm2_cap1_in	0	no	pwm2_out2l	1'd1
118	pwm2_cap2_in	0	no	pwm2_out3h	1'd1
119	pwm2_cap3_in	0	no	pwm2_out3l	1'd1
120	pwm3_flta	1	no	pwm2_out4h	1'd1

		Default	Same Input		
Signal		Value If	Signal from		Output Enable of
No.	Input Signals	Unassigned*	IO_MUX Core	Output Signals	Output Signals
121	pwm3_fltb	1	no	pwm2_out4l	1'd1
122	pwm3_cap1_in	0	no	_	1'd1
123	pwm3_cap2_in	0	no	twai_tx	1'd1
124	pwm3_cap3_in	0	no	twai_bus_off_on	1'd1
125	_	_	_	twai_clkout	1'd1
140	I2SOI_DATA_inO	0	no I2SOO_DATA_outO		1'd1
141	I2SOI_DATA_in1	0	no I2S00_DATA_out1		1'd1
142	I2SOI_DATA_in2	0	no		
143	I2SOI_DATA_in3	0	no	I2SOO_DATA_out3	1'd1
144	I2SOI_DATA_in4	0	no	I2SOO_DATA_out4	1'd1
145	I2SOI_DATA_in5	0	no	I2SOO_DATA_out5	1'd1
146	I2SOI_DATA_in6	0	no	I2SOO_DATA_out6	1'd1
147	I2SOI_DATA_in7	0	no	I2SOO_DATA_out7	1'd1
148	I2SOI_DATA_in8	0	no	I2SOO_DATA_out8	1'd1
149	I2SOI_DATA_in9	0	no	I2SOO_DATA_out9	1'd1
150	I2SOI_DATA_in10	0	no	I2SOO_DATA_out10	1'd1
151	I2SOI_DATA_in11	0	no	I2SOO_DATA_out11	1'd1
152	I2SOI_DATA_in12	0	no	I2SOO_DATA_out12	1'd1
153	I2SOI_DATA_in13	0	no	I2SOO_DATA_out13	1'd1
154	I2SOI_DATA_in14	0	no	I2SOO_DATA_out14	1'd1
155	I2SOI_DATA_in15	0	no	I2SOO_DATA_out15	1'd1
156	_	_	_	I2SOO_DATA_out16	1'd1
157	_	_	I2SOO_DATA_out17		1'd1
158	_	_	-		1'd1
159	_	_	_	I2SOO_DATA_out19	1'd1
160	_	_	_	I2SOO_DATA_out20	1'd1
161	_	_	_	I2SOO_DATA_out21	1'd1
162	_	_	_	I2SOO_DATA_out22	1'd1
163	_		_	I2SOO_DATA_out23	1'd1
164	I2S1I_BCK_in	0	no	I2S1I_BCK_out	1'd1
165	12S1I_WS_in	0	no	I2S1I_WS_out	1'd1
166	I2S1I_DATA_in0	0	no	I2S10_DATA_out0	1'd1
167	I2S1I_DATA_in1	0	no	I2S10_DATA_out1	1'd1
168	I2S1I_DATA_in2	0	no	I2S10_DATA_out2	1'd1
169	I2S1I_DATA_in3	0	no	I2S10_DATA_out3	1'd1
170	I2S1I_DATA_in4	0	no	I2S10_DATA_out4	1'd1
171	I2S1I_DATA_in5	0	no	I2S10_DATA_out5	1'd1
172	I2S1I_DATA_in6	0	no	I2S10_DATA_out6	1'd1
173	I2S1I_DATA_in7	0	no	I2S10_DATA_out7	1'd1
174	I2S1I_DATA_in8	0	no	I2S10_DATA_out8	1'd1
175	I2S1I_DATA_in9	0	no	I2S10_DATA_out9	1'd1

		Default	Same Input		
Signal		Value If	Signal from		Output Enable of
No.	Input Signals	Unassigned*	IO_MUX Core	Output Signals	Output Signals
176	I2S1I_DATA_in10	0	no	I2S10_DATA_out10	1'd1
177	I2S1I_DATA_in11	0	no	I2S10_DATA_out11	1'd1
178	I2S1I_DATA_in12	0	no	I2S10_DATA_out12	1'd1
179	I2S1I_DATA_in13	0	no	I2S10_DATA_out13	1'd1
180	I2S1I_DATA_in14	0	no	I2S10_DATA_out14	1'd1
181	I2S1I_DATA_in15	0	no I2S10_DATA_out15		1'd1
182	_	_	- I2S10_DATA_out16		1'd1
183	_	_	_	10010 0171	
184	_	_	_	I2S10_DATA_out18	1'd1 1'd1
185	_	_	_	I2S10_DATA_out19	1'd1
186	_	_	_	I2S10_DATA_out20	1'd1
187	_	_	_	I2S10_DATA_out21	1'd1
188	_	_	_	I2S10_DATA_out22	1'd1
189	_	_	_	I2S10_DATA_out23	1'd1
190	I2SOI_H_SYNC	0	no	pwm3_out1h	1'd1
191	I2SOI_V_SYNC	0	no	pwm3_out1l	1'd1
192	I2SOI_H_ENABLE	0	no	pwm3_out2h	1'd1
193	I2S1I_H_SYNC	0	no	pwm3_out2l	1'd1
194	I2S1I_V_SYNC	0	no	pwm3_out3h	1'd1
195	I2S1I_H_ENABLE	0	no	pwm3_out3l	1'd1
196	_	_	_	pwm3_out4h	1'd1
197	_	_	_	pwm3_out4l	1'd1
198	U2RXD_in	0	yes	U2TXD_out	1'd1
199	U2CTS_in	0	yes	U2RTS_out	1'd1
200	emac_mdc_i	0	no	emac_mdc_o	emac_mdc_oe
201	emac_mdi_i	0	no	emac_mdo_o	emac_mdo_o_e
202	emac_crs_i	0	no	emac_crs_o	emac_crs_oe
203	emac_col_i	0	no	emac_col_o	emac_col_oe
204	pcmfsync_in	0	no	bt_audio0_irq	1'd1
205	pcmclk_in	0	no	bt_audio1_irq	1'd1
206	pcmdin	0	no	bt_audio2_irq	1'd1
207	_	_	_	ble_audio0_irq	1'd1
208	_	_	_	ble_audio1_irq	1'd1
209	_	_	_	ble_audio2_irq	1'd1
210	_	_	_	pcmfsync_out	pcmfsync_en
211	_	_	_	pcmclk_out	pcmclk_en
212	_	_	_	pcmdout	pcmdout_en
213	_	_	_	ble_audio_sync0_p	1'd1
214	_	_	_	ble_audio_sync1_p	1'd1
215	_	_	_	ble_audio_sync2_p	1'd1
224	_	_	_	sig_in_func224	1'd1

		Default	Same Input		
Signal		Value If	Signal from		Output Enable of
No.	Input Signals	Unassigned*	IO_MUX Core	Output Signals	Output Signals
225	_	_	_	sig_in_func225	1'd1
226	_	_	_	sig_in_func226	1'd1
227	_	_	_	sig_in_func227	1'd1
228	_	_	_	sig_in_func228	1'd1

# A.3. Ethernet\_MAC

Table 5-3. Ethernet\_MAC

Pin Name	Function6	MII (int_osc)	MII (ext_osc)	RMII (int_osc)	RMII (ext_osc)
GPI00	EMAC_TX_CLK	TX_CLK (I)	TX_CLK (I)	CLK_OUT(O)	EXT_OSC_CLK(I)
GPI05	EMAC_RX_CLK	RX_CLK (I)	RX_CLK (I)	_	_
GPIO21	EMAC_TX_EN	TX_EN(O)	TX_EN(O)	TX_EN(O)	TX_EN(O)
GPIO19	EMAC_TXDO	TXD[O](O)	TXD[0](0)	TXD[O](O)	TXD[0](0)
GPIO22	EMAC_TXD1	TXD[1](O)	TXD[1](O)	TXD[1](O)	TXD[1](O)
MTMS	EMAC_TXD2	TXD[2](O)	TXD[2](0)	_	_
MTDI	EMAC_TXD3	TXD[3](O)	TXD[3](O)	_	_
MTCK	EMAC_RX_ER	RX_ER(I)	RX_ER(I)	_	_
GPIO27	EMAC_RX_DV	RX_DV(I)	RX_DV(I)	CRS_DV(I)	CRS_DV(I)
GPIO25	EMAC_RXDO	RXD[0](I)	RXD[0](I)	RXD[0](I)	RXD[0](I)
GPI026	EMAC_RXD1	RXD[1](I)	RXD[1](I)	RXD[1](I)	RXD[1](I)
UOTXD	EMAC_RXD2	RXD[2](I)	RXD[2](I)	_	_
MTDO	EMAC_RXD3	RXD[3](I)	RXD[3](I)	_	_
GPI016	EMAC_CLK_OUT	CLK_OUT(O)	_	CLK_OUT(O)	_
GPIO17	EMAC_CLK_OUT_180	CLK_OUT_180(0)	_	CLK_OUT_180(0)	_
GPIO4	EMAC_TX_ER	TX_ERR(O)*	TX_ERR(O)*	_	_
In GPIO Matrix*	_	MDC(O)	MDC(O)	MDC(O)	MDC(O)
In GPIO Matrix*	_	MDIO(IO)	MDIO(IO)	MDIO(IO)	MDIO(IO)
In GPIO Matrix*	_	CRS(I)	CRS(I)	_	_
In GPIO Matrix*	_	COL(I)	COL(I)	_	_
*Notes: 1. The GF	PIO Matrix can be any GP	IO. 2. The TX_ERR	(O) is optional.		

# A.4. IO\_MUX

For the list of IO\_MUX pins, please see the next page.

March   Marc	1   040036   1   040036   1   040036   1   040038   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   1   040038   0	0 SD_CUK 11/O/T SD_DATA2 11/O/T SD_DATA3	, CV , VV		
No.   No.	1   0   0   0   0   0   0   0   0   0	0 SD_CUK 11/0/T SD_DATA2 11/0/T SD_DATA3	, CO , CO		
Victors   1	1   0   0   0   0   0   0   0   0   0	0 SB_CUK 11/0/T SB_DANA2 11/0/T SB_DANA3	N W		
Minch   Minc	1   0   0   0   0   0   0   0   0   0	0 SD_CUK 11/0/T SD_DATA2 11/0/T SD_DATA3	O V		
No. 10.00   No.	1   080086   1   080086   1   0   080086   1   0   080086   1   0   080086   1   0   080086   1   0   080086   1   0   080086   1   0   080086   1   0   080086   1   0   080086   1   0   0   080086   1   0   080086   1   0   080086   1   0   080086   1   0   080086   1   0   0   0   0   0   0   0   0   0	0 SD_CUK INO/T SD_DATA2 INO/T SD_DATA3	, a		
1	1   0   00007   1   0   00007   1   0   00008   1   0   00008   1   0   00008   1   0   00008   1   0   00008   1   0   00008   1   0   00008   1   0   00008   1   0   00008   1   0   00008   1   0   00008   1   0   0   0   0   0   0   0   0   0	0 SB_CLK 11/0/T SB_DANA2 11/0/T SB_DANA3	O O	0e=0, le=0	0e=0, ie=0
No. 2012   Street-No.   Control   No. 2012   Street-No.   No. 2012   Street-	1   000088   1   000088   1   0   000088   1   0   000088   1   0   000088   1   0   0   0   0   0   0   0   0   0	0 SD_CUK 11/0/T SD_DATA2 11/0/T SD_DATA3	N W	oe=0, ie=0	0==0, ie=0
March   Marc	1   0,000	0 SD_CUK 11/0/T SD_DWAR2 11/0/T SD_DWAR3	N W	0e=0, ie=0	0=0, ie=0
No. 100   No.	1   0   0   0   0   0   0   0   0   0	0 SD_CUK 11/0/T SD_DWA2 11/0/T SD_DWA3	, CO	oe=0, ie=0	0==0, ie=0
March   Marc	1   080084   1   1   1   1   1   1   1   1   1	0 SD_CUK 11/0/T SD_DATA2 11/0/T SD_DATA3	0		
March 2   Marc	10077   000000000000000000000000000000	0 SD_CUK 11/0/T SD_DATA2 11/0/T SD_DATA3	O O	0e=0, ie=0	0e=0, ie=0
No. 2540   20,000	100.77   0 PR025   100.77   0	0 SP_CIK 11/0/T SP_DATA2 11/0/T SP_DATA3	2		0==0, ie=0
NO.000   N	10077   940025   94	0 SP_CIK 11/0/T SP_DATA2 11/0/T SP_DATA3	a	2'd2 oe=0, ie=0	0==0, ie=0
Notices   Parce   Pa	10077   040033   04	0 SD_CIK II/O/T SD_DATA2 II/O/T SD_DATA3	~		
Mail	100.77   091025   100.25   1	0 SD_CUK 11/0/T SD_DATA2 11/0/T SD_DATA3			0==0, ie=0
March   Marc	100.77   0   0   0   0   0   0   0   0   0	0 SD_CLK 11/0/T SD_DATA2 11/0/T SD_DATA3	_	2'd2 oe=0, ie=0	0==0, ie=0
MITHER   M	100.77   100.027   100.0	0 SD_CLK 11/O/T SD_DATA2 11/O/T SD_DATA3	_	2'd2 oe=0, ie=0	0e=0, ie=0
MITCH   MITC	10   HSPOLK   10/1 GP004   11   HSP10   10/1 GP002   10/1 GP003   10	0 SD_CLK 11/O/T SD_DATA2 11/O/T SD_DATA3	-		0==0, ie=0
MICHAELY   MICHAELY	11   HSP10   1/071   6P1012     11   HSP10   1/071   6P1013     10.771   HSP100   1/071   6P1015     10.771   HSP100   1/071   6P1016     10.771   HSP100   1/071   6P1016     10.771   SP100   1/071   SP100     10.771   SP100   1/071   SP100   1/071   SP100     10.771   SP100   1/071	11/0/T SD_DATA2 11/0/T SD_DATA3	EMAC_TXD2 0	2'd2 oe=0, ie=0	oe=0, ie=1, wpu
MICHARD   MICH	11   HSPID   VOT   GPIOTS	11/0/T SD_DATA3	EMAC_TXD3 0	2'd2 oe=0, ie=1, wpd	oe=0, ie=1, wpd
MITCH   MITCH   MODELS   FUTCh   MODELS   MODE	0.7T HSPROSO 10/21 GP003 0.0T HSPROSO 10/21 GP005 10/0.7T HSPROSO 10/21 GP005 10/0.7T HSPROSO 10/21 GP005 10/0.7T SPHO 10/21 GP005 10/0.7T SPHO 10/21 GP005 10/0.7T SPHO 10/21 GP005 10/0.7T SPHO 10/21 GP005	11/0/T SD_DATA3			
Mail	March   Marc		EMAC_RX_ER		oe=0, ie=1, wpd
Page	1007 HSPWIP   1007 PRIOR   1007   1008   1007   1007   1008   1007   1007   1008   1007   1	11/O/T SD_CMD	EMAC_RXD3	2'd2 oe=0, ie=1, wpu	oe=0, ie=1, wpu
Page	10/7   CHK_OUT  0   GPGO	ATAO 11/0/T SD_DATAO 11/0/T	0	2'd2 oe=0, ie=1, wpd	oe=0, ie=1, wpd
Page	VO7T   HSPHD   VO7T   GPIQA   VO7T   CPIQA   VO7T		EMAC_TX_CLK 1 2	2'd2 oe=0, ie=1, wpu	oe=0, ie=1, wpu
VID_SID_O   VID_	10077 GPIO16 10077 SPIND 1007 GPIO10	II/O/T SD_DATA1	11/O/T EMAC_TX_ER 0 2	2'd2 oe=0, ie=1, wpd	oe=0, ie=1, wpd
VEO SIDIO   ADD	1/0/T   GPIO16   1/0/T   CPIO16   CPIO16   CPIO16   CPIO17   CPI				
Mobile   M	1/0/T SPHD 1/0/T GPI037 1/0/T SPHD 1/0/T GPI039 1/0/O/T SPMP 1/0/T GPI010		EMAC_CLK_OUT 0 2	2'd2 oe=0, ie=0	0e=0, ie=1
100   100	1/0/1 SPIHD 1/0/T GPI09 10/0/T SPIMP 1/0/T GPI09				
Mode	1/0/1 SPIND 1/0/1 GPIO9 1/0/1 1 1/0/1	UZIZD I/O/II	EMAC_CLR_OUI_I80		0e=0, le=1
10   10   10   10   10   10   10   10	10/0/T SPIWP VO/T GPI010	11/0/T U1RXD	CO I		oe=0, ie=1, wpu
Subject   Subj		3 11/0/T UTXD	ecc.		oe=0, ie=1, wpu
SED_CMAN_   VOD_SSHOO    SED_CMAN_   VOD_SSH	11/O/T SPICSO VO/T GPIO11	11/0/T U1RTS	cu .		oe=0, ie=1, wpu
10   10   10   10   10   10   10   10	IO SPICLK VO/T GPI06	0 UICTS	ea ea	2'd2 oe=0, ie=1, wpu	oe=0, ie=1, wpu
State   Stat	11/0/T SPIQ VO/T GPI07	1/0/L	Ø	2'd2 oe=0, ie=1, wpu	oe=0, ie=1, wpu
Page	11/0/T SPID 1/0/T GPI08		0	2'd2 oe=0, ie=1, wpu	oe=0, ie=1, wpu
VDDSR3_CPU         GRODS         VDDSR3_CPU         GRODS         VDDT RS_IDMAN           VDDSR3_CPU         GRODS         VDDSR3_CPU         GRODS         VDDT GRODS         VDT GRODS <td>I/O/T VSPICSO I/O/T GPIO5</td> <td></td> <td>EMAC_RX_CLK 1 2</td> <td></td> <td>oe=0, ie=1, wpu</td>	I/O/T VSPICSO I/O/T GPIO5		EMAC_RX_CLK 1 2		oe=0, ie=1, wpu
VEODISPIGATION         CHOICAST (ADDIT)         CHOICAST (ADDIT) <td>I/O/T VSPICLK I/O/T GPI018</td> <td></td> <td>2</td> <td>2'd2 oe=0, ie=0</td> <td>oe=0, ie=1</td>	I/O/T VSPICLK I/O/T GPI018		2	2'd2 oe=0, ie=0	oe=0, ie=1
VDGSP6_CPU         Recompany         VDGSP6_CPU         Recompany	1/O/T VSPID V/O/T GPI023		2	2'd2 oe=0, ie=0	0e=0, ie=1
Charles   Char					
Charle   C	VSPIQ VO/T GPI019		EMAC TXDO 0 2	2'd2 oe=0, le=0	0e=0, ie=1
Montange   Montange	I/O/T VSPWP VO/T GPI022		0		0e=0, ie=1
VDDA         U0TXD         VDDSR3_CPU         OF CLK_OUTS         OF CLK_OUTS         OF OPPORT           VDDA         XTAL_N         VDDA supply in VDBA         NDA supply in VDBA <td< td=""><td>11 CLK OUT2 O GPIO3</td><td></td><td></td><td></td><td>oe=0, ie=1, wpu</td></td<>	11 CLK OUT2 O GPIO3				oe=0, ie=1, wpu
VDDA         XTAL N         VDBAR LINE         CHOOL         L/O/T         VSPHIO         VOT         GROZI           VDDA         XTAL N         VDBAR         VDBAR <td< td=""><td>O CLK OUT3 O GPIOT</td><td></td><td>_</td><td></td><td>oe=0. ie=1, wpu</td></td<>	O CLK OUT3 O GPIOT		_		oe=0. ie=1, wpu
VDDA         VDDA supply in vola         VDDA supply in vola           VDDA         VDDA supply in vola         VDDA supply in vola           VDDA         VDDA supply in vola         VDDA supply in vola           B         H         26	I/O/T VSPIHD I/O/T GPIO21		EMAC TX EN 0 2	2'd2 oe=0, ie=0	0e=0, ie=1
VDDA XTAL_P XTAL_P XTAL_P CAP2 CAP2 CAP3 R R 26 R R 26					
VODA KTAL_P CAP2 CAP1 8 H 28					
vooa capa capa 8 14 26					
OAP 2 OAP 3 A 4 26 A 5 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4					
8 4 26 Null-up;					
8 4 26 20 M. Waak pull-up;					
ou: weak pull-up:					
ss: wpu: weak pull-up;					
wpu; weak pluit-up;					
• wpd: weak pull-down;					
ie: input enable;					

# **Revision History**

Date	Version	Release notes
2024.02	v4.5	Section 2.3.2 Chip Power-up and Reset: Updated the link to the VDD_SDIO 1.8 V circuit design to ESP32 Hardware Design Guidelines
2023.12	v4.4	Table 1-1 Comparison: Added information about flash under the table
2023.07	v4.3	<ul> <li>Updated formatting throughout the document</li> <li>Updated wording in some sections</li> <li>Added a new section 2.2.1 Restrictions for GPIOs and RTC_GPIOs</li> <li>Added a new section 3.1.5 Cache</li> </ul>
2023.01	v4.2	<ul> <li>Removed contents about hall sensor according to <u>PCN20221202</u></li> <li>Section 3.9.3 Touch Sensor: Added a note about limited applications of touch sensor</li> </ul>
2022.12	v4.1	<ul> <li>Section 3.1.1 CPU: Added link to Xtensa® Instruction Set Architecture (ISA)         Summary</li> <li>Table 1-1 Comparison: Updated the description about chip revision upgrade</li> </ul>
2022.10	v4.0	<ul> <li>Section Product Overview: Updated the description</li> <li>Table 2-6 Pin Mapping Between Chip and Flash/PSRAM: Added two notes below the table</li> <li>Section 2.3.1 Power Scheme: Added a new item to "Notes on power supply"</li> <li>Updated Figure 1-1 ESP32 Series Nomenclature</li> <li>Table 1-1 Comparison: Added a new column "VDD_SDIO Voltage"</li> <li>Section 3.8.12 TWAI® Controller: Updated the bit rates</li> <li>Added Not Recommended for New Designs (NRND) label to ESP32-SOWD</li> </ul>
2022.03	v3.9	<ul> <li>Added a new chip variant ESP32-DOWDR2-V3</li> <li>Added Table 2-5 Pin Mapping Between Chip and Flash/PSRAM and Table 2-6 Pin Mapping Between Chip and Flash/PSRAM</li> <li>Updated Figure 5-2 QFN48 (5×5 mm) Package</li> <li>Updated Appendix IO_MUX</li> <li>Updated Table 3-6 Peripheral Pin Configurations</li> <li>Section 3 Functional Description: Added links to ESP32 Technical Reference Manual</li> </ul>

Date	Version	Release notes
2021.10	v3.8	<ul> <li>Upgraded ESP32-U4WDH variant from single-core to dual-core, see</li></ul>
2021.07	v3.7	<ul> <li>Removed ESP32-D2WD variant</li> <li>Section 3.7.1 Bluetooth Radio and Baseband: Updated wording</li> <li>Updated pin function numbers starting from FunctionO</li> <li>Added Not Recommended for New Designs (NRND) label to ESP32-D0WD and ESP32-D0WDQ6 variants</li> </ul>
2021.03	V3.6	<ul> <li>Updated Figure Block Diagram</li> <li>Updated Table 4-5 Reliability</li> <li>Updated Figure 2-3 ESP32 Power Scheme</li> <li>Updated Table 4-2 Recommended Power Supply Characteristics</li> <li>Updated the notes below Table 2-2 Description of Timing Parameters for Power-up and Reset</li> <li>Table 3-1, 3-6, Section 3.8.12: Added more information about TWAI®</li> </ul>
2021.01	V3.5	<ul> <li>Table 2-1 Pin Overview: Updated the description for CAP2 from 3 nF to 3.3 nF</li> <li>Section Advanced Peripheral Interfaces: Added TWAI®</li> <li>Updated Figure Block Diagram</li> <li>Appendix IO_MUX: Updated the reset values for MTCK, MTMS, GPIO27</li> </ul>
2020.04	V3.4	<ul> <li>Added one chip variant: ESP32-U4WDH</li> <li>Updated some figures in Table 3-2, 4-6, 4-7, 4-9, 4-11, 4-12</li> <li>Table 4-7 Receiver –Basic Data Rate: Added a note under the table</li> </ul>
2020.01	V3.3	<ul> <li>Added two chip variants: ESP32-DOWD-V3 and ESP32-DOWDQ6-V3.</li> <li>Added a note under Table 3-3 Analog-to-Digital Converter (ADC)</li> </ul>

Date	Version	Release notes
2019.10	V3.2	Updated Figure 2-4 Visualization of Timing Parameters for Power-up and Reset
2019.07	V3.1	<ul> <li>Table 2-1 Pin Overview: Added pin-pin mapping between ESP32-D2WD and the in-package flash under the table</li> <li>Updated Figure 1-1 ESP32 Series Nomenclature</li> </ul>
2019.04	V3.0	<ul> <li>Section 2.4 Strapping Pins: Added information about the setup and hold times for the strapping pins</li> </ul>
2019.02	V2.9	<ul> <li>Table 2-1 Pin Overview: Applied new formatting</li> <li>Table 3-6 Peripheral Pin Configurations: Fixed typos with respect to the ADC1 channel mappings</li> </ul>
2019.01	V2.8	<ul> <li>Changed the RF power control range in Table 4-7, 4-10, and 4-12 from -12 ~ +12 to -12 ~ +9 dBm;</li> <li>Small text changes</li> </ul>
2018.11	V2.7	<ul> <li>Updated Section Applications</li> <li>Table IO_MUX: Updated pin statuses at reset and after reset</li> </ul>
2018.10	V2.6	Section 5 Packaging: Updated QFN package drawings
2018.08	V2.5	<ul> <li>Table 4-1 Absolute Maximum Ratings: Added "Cumulative IO output current"</li> <li>Table 4-3 DC Characteristics (3.3 V, 25 °C): Added more parameters</li> <li>Appendix IO_MUX: Changed the power domain names to be consistent with the pin names</li> </ul>
2018.07	V2.4	<ul> <li>Deleted information on Packet Traffic Arbitration (PTA);</li> <li>Added Figure 2-4 Visualization of Timing Parameters for Power-up and Reset</li> <li>Table 3-2 Power Management Unit (PMU): Added the current consumption figures for dual-core SoCs</li> <li>Updated Section 3.9.1 Analog-to-Digital Converter (ADC)</li> </ul>

Date	Version	Release notes
Dute	VCIOIOII	Notice of the control
2018.06	V2.3	Table 3-2 Power Management Unit (PMU): Added the current consumption figures at CPU frequency of 160 MHz
2018.05	V2.2	<ul> <li>Table 2-1 Pin Overview: Changed the voltage range of VDD3P3_RTC from 1.8-3.6 V to 2.3-3.6 V</li> <li>Updated Section 2.3.1 Power Scheme</li> <li>Updated Section 3.1.3 External Flash and RAM</li> <li>Updated Table 3-2 Power Management Unit (PMU)</li> <li>Removed content about temperature sensor;</li> <li>Changes to electrical characteristics: <ul> <li>Updated Table 4-1 Absolute Maximum Ratings</li> <li>Added Table 4-2 Recommended Power Supply Characteristics</li> <li>Added Table 4-3 DC Characteristics (3.3 V, 25 °C)</li> <li>Added Table 4-5 Reliability</li> <li>Table 4-7 Receiver –Basic Data Rate: Updated the values of "Gain control step" and "Adjacent channel transmit power"</li> <li>Table 4-10 Transmitter –Enhanced Data Rate: Updated the values of "Gain control step", "π/4 DQPSK modulation accuracy", "8 DPSK modulation accuracy", and "In-band spurious emissions"</li> <li>Table 4-12 Transmitter: Updated the values of "Gain control step" and "Adjacent channel transmit power"</li> </ul> </li> </ul>
2018.01	V2.1	<ul> <li>Deleted software-specific features;</li> <li>Deleted information on LNA pre-amplifier;</li> <li>Specified the CPU speed and flash speed of ESP32-D2WD;</li> <li>Section 2.3.1 Power Scheme: Added notes</li> </ul>
2017.12	V2.0	Section 5 Packaging: Added a note on the sequence of pin number
2017.10	V1.9	<ul> <li>Table 2-1 Pin Overview: Updated the description of pin CHIP_PU</li> <li>Section 2.3.1 Power Scheme: Added a note</li> <li>Section 2.4 Strapping Pins: Updated the description of the chip's system reset</li> <li>Section 3.6.4 Wi-Fi Radio and Baseband: Added a description of antenna diversity and selection</li> <li>Table 3-2 Power Management Unit (PMU): Deleted "Association sleep pattern", added notes to Active sleep and Modem-sleep</li> </ul>

Date	Version	Release notes
2017.08	V1.8	<ul> <li>Added Table 3-6 Peripheral Pin Configurations</li> <li>Figure Block Diagram: Corrected a typo</li> </ul>
2017.08	V1.7	<ul> <li>Section Bluetooth: Changed the transmitting power to +12 dBm; the sensitivity of NZIF receiver to -97 dBm</li> <li>Table 2-1 Pin Overview: Added a note</li> <li>section 3.1.1 CPU: Added 160 MHz clock frequency</li> <li>Section 3.6.4 Wi-Fi Radio and Baseband: Changed the transmitting power from 21 dBm to 20.5 dBm</li> <li>Section 3.7.1 Bluetooth Radio and Baseband: Changed the dynamic control range of class-1, class-2 and class-3 transmit output powers to "up to 24 dBm"; changed the dynamic range of NZIF receiver sensitivity to "over 97 dB"</li> <li>Table 3-2 Power Management Unit (PMU): Added two notes</li> <li>Updated Section 3.8.1 General Purpose Input / Output Interface (GPIO)</li> <li>Updated Section 3.8.11 SDIO/SPI Slave Controller</li> <li>Updated Table 4-1 Absolute Maximum Ratings</li> <li>Table 4.4 RF Current Consumption in Active Mode: Changed the duty cycle on which the transmitters' measurements are based to 50%.</li> <li>Table 4-6 Wi-Fi Radio: Added a note on "Output impedance"</li> <li>Table 4-7, 4-9, 4-11: Updated parameter "Sensitivity"</li> <li>Table 4-7, 4-9, 4-11: Updated parameters "RF transmit power" and "RF power control range"; added parameter "Gain control step"</li> <li>Deleted Chapters: "Touch Sensor" and "Code Examples";</li> <li>Added a link to certification download.</li> </ul>
2017.06	V1.6	<ul> <li>Section Complete Integration Solution: Changed the number of external components to 20</li> <li>Section 3.8.1 General Purpose Input / Output Interface (GPIO): Changed the number of GPIO pins to 34</li> </ul>
2017.06	V1.5	<ul> <li>Section CPU and Memory: Changed the power supply range</li> <li>Section 2.3.1 Power Scheme: Updated the note</li> <li>Updated Table 4-1 Absolute Maximum Ratings</li> <li>Table Notes on ESP32 Pin Lists: Changed the drive strength values of the digital output pins in Note 8</li> <li>Added the option to subscribe for notifications of documentation changes</li> </ul>

Date	Version	Release notes
2017.05	V1.4	<ul> <li>Section Clocks and Timers: Added a note to the frequency of the external crystal oscillator</li> <li>Section 2.4 Strapping Pins: Added a note</li> <li>Updated Section 3.3 RTC and Low-power Management</li> <li>Table 4-1 Absolute Maximum Ratings: Changed the maximum driving capability from 12 mA to 80 mA</li> <li>Table 4-6 Wi-Fi Radio: Changed the input impedance value of 50Ω to output impedance value of 30+j10 Ω</li> <li>Table Notes on ESP32 Pin Lists: Added a note to No.8</li> <li>Table IO_MUX: Deleted GPIO2O</li> </ul>
2017.04	V1.3	<ul> <li>Added Appendix Notes on ESP32 Pin Lists</li> <li>Updated Table 4-6 Wi-Fi Radio</li> <li>Updated Figure 2-2 ESP32 Pin Layout (QFN 5*5, Top View)</li> </ul>
2017.03	V1.2	<ul> <li>Table 2-1 Pin Overview: Added a note</li> <li>Section 3.1.2 Internal Memory: Updated the note</li> </ul>
2017.02	V1.1	<ul> <li>Added Section 1 ESP32 Series Comparison</li> <li>Updated Section MCU and Advanced Features</li> <li>Updated Section Block Diagram</li> <li>Updated Section 2 Pins</li> <li>Updated Section CPU and Memory</li> <li>Updated Section 3.2.3 Audio PLL Clock</li> <li>Updated Section 4.1 Absolute Maximum Ratings</li> <li>Updated Section 5 Packaging</li> <li>Updated Section Related Documentation and Resources</li> </ul>
2016.08	V1.0	First release.



## Disclaimer and Copyright Notice

Information in this document, including URL references, is subject to change without notice.

ALL THIRD PARTY'S INFORMATION IN THIS DOCUMENT IS PROVIDED AS IS WITH NO WARRANTIES TO ITS AUTHENTICITY AND ACCURACY.

NO WARRANTY IS PROVIDED TO THIS DOCUMENT FOR ITS MERCHANTABILITY, NON-INFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE, NOR DOES ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION OR SAMPLE.

All liability, including liability for infringement of any proprietary rights, relating to use of information in this document is disclaimed. No licenses express or implied, by estoppel or otherwise, to any intellectual property rights are granted herein.

The Wi-Fi Alliance Member logo is a trademark of the Wi-Fi Alliance. The Bluetooth logo is a registered trademark of Bluetooth SIG.

All trade names, trademarks and registered trademarks mentioned in this document are property of their respective owners, and are hereby acknowledged.

Copyright © 2024 Espressif Systems (Shanghai) Co., Ltd. All rights reserved.