#### **CS221:** Digital Design

# FSM: Optimization and State Encoding

A. Sahu

Dept of Comp. Sc. & Engg.

Indian Institute of Technology Guwahati

### **Outline**

- FSM State Optimization
  - Row Matching method
  - Partitioning method
  - -Implication chart (Next Class, Lect 33/34)
- FSM State Encoding (Lect 34/35)

#### **FSM State Minimization**

- Minimizing number of state reduce
  - Requirement of bigger size state register
  - Possibly reduce the Combinational Circuit
     Complexity (CCC) for the FSM

#### References materials

#### Section 14.6 and 14.7 of Kumar Book

A. Anand Kumar, Fundamentals of Digital Circuits
 3rd Edition, PHI. 2014 ((This book have a lot of examples to understand the concepts))

#### Section 8.1 of Katz Book

- Randy H. Katz, G Borriello, Contemporary Logic
   Design, 2nd Edition, PHI, India, 2009
- This is one of the prescribed/listed text book for the course along with Mano Book

#### **Some Definitions**

- State Equivalence: S1 and S2 are equivalent if for every input sequence applied to machine goes to same NS and Output
  - If S1(t+1)=S2(t+1) and Z1=Z2 then S1=S2

• **Distinguishable States**: Two states S1 and S2 are Distinguishable *if and only if* there exist at least one finite input sequence which produce different outputs from S1 and S2

#### **FSM Optimization Methods**

- FSM State Optimization
  - Given FSM
  - Goal is to reduce number of states of FSM
- Method 1: Row Matching Method
  - Completely specified machine (n<sup>2</sup> edges)
  - Partially specified machine
- Method 2: Partitioning Method
- Method 3: Implication Chart Method

### **Row Matching Methods**


#### Sequence Detector for 010 or 110 :

- After each 3 bit input sequence
- —if it consist of 110 or 010, out put 1

- Sequence Detector for 010 or 110:
  - After each 3 bit input sequence, if it consist of 110 or 010, out put 1

Your designed FSM for the problem

Is it optimized?



- Sequence Detector for 010 or 110
- After is asserted after each 3 bit input sequence if it consist of 110 or 010

Input	PS	NS		OUTPU	IT
		X=0	X=1	X=0	X=1
Reset	S0	<b>S1</b>	<b>S2</b>	0	0
0	<b>S1</b>	<b>S3</b>	<b>S4</b>	0	0
1	<b>S2</b>	<b>S5</b>	<b>S6</b>	0	0
00	<b>S3</b>	S0	S0	0	0
01	<b>S4</b>	S0	<b>SO</b>	1	0
10	<b>S5</b>	SO	<b>SO</b>	0	0
11	<b>S6</b>	S0	<b>SO</b>	1	0

( SO S1 S2 S3 S4 S5 S6 )

 S4 and S6 are different as compared to other States based on output

Input	PS	NS		OUTPUT	
		X=0	X=1	X=0	X=1
Reset	SO	<b>S1</b>	<b>S2</b>	0	0
0	<b>S1</b>	<b>S3</b>	<b>S4</b>	0	0
1	<b>S2</b>	<b>S5</b>	<b>S6</b>	0	0
00	<b>S3</b>	SO	S0	0	0
01	<b>S4</b>	<b>SO</b>	<b>SO</b>	1	0
10	<b>S5</b>	S0	S0	0	0
11	<b>S6</b>	<b>SO</b>	SO	1	0

( SO S1 S2 S3 S5) (S4 S6)

S4 and S6 have same NS and O/P, they are same

Input	PS	NS		OUTPUT	
		X=0	X=1	X=0	X=1
Reset	SO	<b>S1</b>	<b>S2</b>	0	0
0	<b>S1</b>	<b>S3</b>	<b>S4</b>	0	0
1	<b>S2</b>	<b>S5</b>	<b>S6</b>	0	0
00	<b>S3</b>	SO	S0	0	0
01	<b>S4</b>	<b>SO</b>	<b>SO</b>	1	0
10	<b>S5</b>	S0	S0	0	0
11	<b>S6</b>	<b>SO</b>	SO	1	0

( SO S1 S2 S3 S5) (S4 S6)

S4 and S6 have same NS and O/P, they are same

Input	PS	NS		OUTPUT	
		X=0	X=1	X=0	X=1
Reset	SO	<b>S1</b>	<b>S2</b>	0	0
0	<b>S1</b>	<b>S3</b>	<b>S4'</b>	0	0
1	<b>S2</b>	<b>S5</b>	<b>S4'</b>	0	0
00	<b>S3</b>	SO	S0	0	0
01	<b>S4'</b>	<b>SO</b>	<b>SO</b>	1	0
10	<b>S5</b>	S0	S0	0	0
11	<b>S4'</b>	SO	SO	1	0

( SO S1 S2 S3 S5) (S4')

Reduced FSM after merging S4, S6 to S4'

Input	PS	NS		OUTPUT	
		X=0	X=1	X=0	X=1
Reset	SO	<b>S1</b>	<b>S2</b>	0	0
0	<b>S1</b>	<b>S3</b>	<b>S4'</b>	0	0
1	<b>S2</b>	<b>S5</b>	<b>S4'</b>	0	0
00	<b>S3</b>	SO	S0	0	0
01/11	<b>S4'</b>	S0	S0	1	0
10	<b>S5</b>	SO	S0	0	0

( S0 S1 S2 S3 S5) (S4')

NS of S1, S2 are different as compared to S0, S3 and S5

Input	PS	NS		OUTPL	JT		
		X=0	X=1	X=0	X=1		
Reset	SO	<b>S1</b>	<b>S2</b>	0	0		
0	<b>S1</b>	S3 \	<b>S4'</b>	0	0		
1	<b>S2</b>	S5 \	S4'	<b>(</b> 0	0		
00	<b>S3</b>	<b>SO</b>	SO	· ( O (	0		
01/11	<b>S4'</b>	SO	SO	1	0		
10	<b>S5</b>	SO	SO.	0	0		

( S0 S1 S2 S3 S5) (S4')

NS of S1, S2 are different as compared to S0, S3 and S5

Input	PS	NS		OUTPL	IT
		X=0	X=1	X=0	X=1
Reset	S0	<b>S1</b>	<b>S2</b>	0	0
0	<b>S1</b>	S3 \	S4'	0	0
1	<b>S2</b>	<b>S5</b>	S4'	0	0
00	<b>S3</b>	SO	SO	0	0
01/11	<b>S4'</b>	SO	SO	1	0
10	<b>S5</b>	SO	SO.	0	0

(S1 S2) (S0 S3 S5) (S4')

• NS of S1, S2 are different as compared to S0, S3 and S5

Input	PS	NS		OUTPUT	
		X=0	X=1	X=0	X=1
Reset	S0	<b>S1</b>	<b>S2</b>	0	0
0	<b>S1</b>	<b>S3</b>	<b>S4'</b>	0	0
1	<b>S2</b>	<b>S5</b>	<b>S4'</b>	0	0
00	<b>S3</b>	S0	S0	0	0
01/11	<b>S4</b> ′	S0	S0	1	0
10	<b>S5</b>	S0	S0	0	0

(S1 S2) (S0 S3 S5) (S4')

S3 and S5 have same NS and O/p, so they are same

Input	PS	NS		OUTPUT	
		X=0	X=1	X=0	X=1
Reset	<b>SO</b>	<b>S1</b>	<b>S2</b>	0	0
0	<b>S1</b>	<b>S3</b>	<b>S4'</b>	0	0
1	<b>S2</b>	<b>S5</b>	<b>S4</b> ′	0	0
00	<b>S3</b>	S0	S0	0	0
01/11	<b>S4'</b>	S0	S0	1	0
10	<b>S5</b>	S0	S0	0	0

(S1 S2) (S0 S3 S5) (S4')

Merging S3 and S5 to S3'

Input	PS	NS		OUTPUT	
		X=0	X=1	X=0	X=1
Reset	S0	<b>S1</b>	<b>S2</b>	0	0
0	<b>S1</b>	S3'	<b>S4'</b>	0	0
1	<b>S2</b>	S3'	<b>S4'</b>	0	0
00/10	<b>S3'</b>	SO	S0	0	0
01/11	<b>S4</b> ′	S0	S0	1	0

(S1S2)(S0S3')(S4')

Input	PS	NS		OUTPUT	
		X=0	X=1	X=0	X=1
Reset	S0	<b>S1</b>	<b>S2</b>	0	0
0	<b>S1</b>	S3'	<b>S4</b> ′	0	0
1	<b>S2</b>	S3'	<b>S4'</b>	0	0
00/10	S3'	SO	S0	0	0
01/11	<b>S4</b> ′	S0	S0	1	0

(S1S2)(S0S3')(S4')

S1 and S2 have same NS and O/P, they are same

Input	PS	NS		OUTPUT	
		X=0	X=1	X=0	X=1
Reset	S0	<b>S1</b>	<b>S2</b>	0	0
0	<b>S1</b>	<b>S3'</b>	<b>S4'</b>	0	0
1	<b>S2</b>	<b>S3'</b>	<b>S4'</b>	0	0
00/10	S3'	S0	<b>SO</b>	0	0
01/11	<b>S4'</b>	S0	<b>SO</b>	1	0

(S1S2)(S0S3')(S4')

Merging S1 and S2 to S1'

Input	PS	NS		OUTPUT	
		X=0	X=1	X=0	X=1
Reset	<b>SO</b>	<b>S1'</b>	<b>S1'</b>	0	0
0/1	<b>S1'</b>	<b>S3'</b>	<b>S4'</b>	0	0
00/10	S3'	<b>SO</b>	<b>SO</b>	0	0
01/11	S4'	S0	<b>SO</b>	1	0

(S1') (S0 S3') (S4')

S0, S3' are different state as their NS are different

Input	PS	NS		OUTPUT	
		X=0	X=1	X=0	X=1
Reset	S0	<b>S1′</b> /	S1' /	0	0
0/1	<b>S1'</b>	<b>S</b> 3'	<b>S4'</b>	0	0
00/10	S3'	<b>\$0</b>	,Ś0	0	0
01/11	<b>S4'</b>	/so /	S0	1	0
(S1') (S0 S3') (S4')					

No further matching = → Reduced one


Input	PS	NS		OUTPUT	
		X=0	X=1	X=0	X=1
Reset	<b>SO</b>	<b>S1'</b>	<b>S1'</b>	0	0
0/1	<b>S1'</b>	S3'	<b>S4'</b>	0	0
00/10	S3'	S0	<b>SO</b>	0	0
01/11	S4'	S0	<b>SO</b>	1	0

(S1')(S0)(S3')(S4')

#### Minimized FSM

- Sequence Detector for 010 or 110:
  - After each 3 bit input sequence, if it consist of 110 or 010, out put 1

Your designed FSM for the problem




### **Row Matching Method: Fallacies**


- Odd Parity Checker:
  - Two alternative state diagrams

Identical output behavior on all input strings

FSMs are equivalent, but require different implementations



Design state diagram without concern for # of states, Reduce later



### **Critique of Row Matching**

- Straightforward to understand and easy to implement
- Problem: does not allows yield the most reduced state table!

#### **Next State**


<b>Present State</b>	X=0	X=1	Output	
S	S	S	0	(SOS1S2) Based on
S	S	S	1	output (SOS2) (S1)
S	S	<b>S</b> <sub>1</sub>	0	

No way to combine states S0 and S2 based on Next State Criterion!

## **Partitioning Methods**

- Form an initial partition (P<sub>1</sub>)
  - that includes all the states.
- Form a 2<sup>nd</sup> partition (P<sub>2</sub>)
  - By separating the states into two blocks based upon their output values.
- Form a third partition (P<sub>3</sub>)
  - by separating the states into blocks corresponding to the next state values.
- Continue partitioning until
  - Two successive partitions are the same (i.e.  $P_{N-1} = P_N$ ).
- All states in any one block are equivalent
  - Equivalent states can be combined into a single state.

#### **State Minimization Partitioning: Example**



Present	Next	Output	
state	w = 0	w = 1	Z
Α	В	C	1
В	D	F	1
C	F	E	0
D	В	G	1
E	F	C	0
<b>F</b>	E	D	0
G	F	G	0

**Initial Partition:** 

$$P_1 = (ABCDEFG)$$

The initial partition contains all states in the state diagram / table.


Separate states based on output value.

$$- P_2 = (ABD)(CEFG)$$

Present	Next	Output	
state	w = 0	w = 1	Z
A	В	C	1
В	D	F	1
C	F	E	0
D	В	G	1
E	F	C	0
F	E	D	0
G	F	G	0


$$P_2 = (ABD)$$
 (CEFG)

Separate states based on next state values.




$$P_3 = (ABD) (CEG) (F)$$

Separate states based on next state values.



$$P_4 = (AD) (CEG) (F) (B)$$

Separate states based on next state values.



## **State Minimization: Partitioning**


- Since  $P_4 = P_5$ , state minimization is complete.
- The equivalent states are:
  - A = D
     C = E = G
     P<sub>4</sub> = (AD) (CEG) (F) (B)
     B
     F
- Thus, the FSM can be realized with just 4 states.

#### **FSM: State Minimization**

Present	Next	Next state				
state	w = 0	w = 1	Output			
Α	В	C	1			
В	Α	F	1			
C	F	C	0			
F	С	Α	0			

Minimized State Table

#### **FSM: State Minimization**




Minimized State Diagram

#### **State Minimization: Previous Example**

Sequence Detector for 010 or 110

• After is asserted after each 3 bit input sequence if it consist

of 110 or 010



Input	PS	NS		OUTPUT	
		X=0	X=1	X=0	X=1
Reset	S0	<b>S1</b>	<b>S2</b>	0	0
0	<b>S1</b>	<b>S3</b>	<b>S4</b>	0	0
1	<b>S2</b>	<b>S5</b>	<b>S6</b>	0	0
00	<b>S3</b>	S0	S0	0	0
01	<b>S4</b>	S0	S0	1	0
10	<b>S5</b>	S0	S0	0	0
11	<b>S6</b>	S0	S0	1	0

(S0 S1 S2 S3 S4 S5 S6)

Input	PS	NS		OUTPL	JT	
		X=0	X=1	X=0	X=1	
Reset	S0	<b>S1</b>	<b>S2</b>	0	0	1 50 51 52 52 6
0	<b>S1</b>	<b>S3</b>	<b>S4</b>	0	0	( S0 S1 S2 S3 S
1	<b>S2</b>	<b>S5</b>	<b>S6</b>	0	0	
00	<b>S3</b>	S0	S0	0	0	150 54 50 50 5
01	<b>S4</b>	S0	S0	1	0	(SO S1 S2 S3 S
10	<b>S5</b>	SO	S0	0	0	
11	<b>S6</b>	S0	S0	1	0	

**S4 S5 S6) (S4 S6)** 

Input	PS	NS		OUTPL	JT	
		X=0	X=1	X=0	X=1	
Reset	S0	<b>S1</b>	<b>S2</b>	0	0	1 50 51 52 52 6
0	<b>S1</b>	<b>S3</b>	<b>S4</b>	0	0	( S0 S1 S2 S3 S
1	<b>S2</b>	<b>S5</b>	<b>S6</b>	0	0	
00	<b>S3</b>	S0	S0	0	0	150 54 50 50 5
01	<b>S4</b>	S0	S0	1	0	(SO S1 S2 S3 S
10	<b>S5</b>	SO	S0	0	0	
11	<b>S6</b>	S0	S0	1	0	

**S4 S5 S6) (S4 S6)** 

Input	PS	NS		OUTPUT	
		X=0	X=1	X=0	X=1
Reset	S0	<b>S1</b>	<b>S2</b>	0	0
0	<b>S1</b>	<b>S3</b>	<b>S4</b>	0	0
1	<b>S2</b>	<b>S5</b>	<b>S6</b>	0	0
00	<b>S3</b>	S0	SO	0	0
01	<b>S4</b>	S0	SO	1	0
10	<b>S5</b>	S0	SO	0	0
11	<b>S6</b>	SO	SO	1	0

(S0 S1 S2 S3 S4 S5 S6)

(SO S1 S2 S3 S5) (S4 S6)

(S1 S2) (S0 S3 S5)

(S0 S1 S2 S3 S5)

0
1
(S1 S3 S5 S0 S0)
(S2 S4 S6 S0 S0)

Input	PS	NS		OUTPUT	
		X=0	X=1	X=0	X=1
Reset	SO	<b>S1</b>	<b>S2</b>	0	0
0	<b>S1</b>	<b>S3</b>	<b>S4</b>	0	0
1	<b>S2</b>	<b>S5</b>	<b>S6</b>	0	0
00	<b>S3</b>	S0	S0	0	0
01	<b>S4</b>	S0	S0	1	0
10	<b>S5</b>	S0	S0	0	0
11	<b>S6</b>	S0	S0	1	0

(S0 S1 S2 S3 S4 S5 S6)

(SO S1 S2 S3 S5) (S4 S6)

(SO S3 S5)

(S1 S2) (S0 S3 S5)

(S1 S0 S0)

0

(S2 S0 S0)

(SO)

(S3S5)

Input	PS	NS		OUTPUT	
		X=0	X=1	X=0	X=1
Reset	SO	<b>S1</b>	<b>S2</b>	0	0
0	<b>S1</b>	<b>S3</b>	<b>S4</b>	0	0
1	<b>S2</b>	<b>S5</b>	<b>S6</b>	0	0
00	<b>S3</b>	<b>SO</b>	S0	0	0
01	<b>S4</b>	S0	S0	1	0
10	<b>S5</b>	S0	S0	0	0
11	<b>S6</b>	S0	S0	1	0

( S0 S1 S2 S3 S4 S5 S6 )

(S0 S1 S2 S3 S5) (S4 S6)


(S1 S2) (S0 S3 S5)

(SO)

(S3 S5)

Input	PS	NS		OUTPUT	
		X=0	X=1	X=0	X=1
Reset	S0	<b>S1</b>	<b>S2</b>	0	0
0	<b>S1</b>	<b>S3</b>	<b>S4</b>	0	0
1	<b>S2</b>	<b>S5</b>	S6	0	0
00	<b>S3</b>	S0	S0	0	0
01	<b>S4</b>	S0	S0	1	0
10	<b>S5</b>	S0	S0	0	0
11	<b>S6</b>	S0	S0	1	0


(S0 S1 S2 S3 S4 S5 S6)



Input	PS	NS		OUTPUT	
		X=0	X=1	X=0	X=1
Reset	SO	<b>S1</b>	<b>S2</b>	0	0
0	<b>S1</b>	<b>S3</b>	<b>S4</b>	0	0
1	<b>S2</b>	<b>S5</b>	<b>S6</b>	0	0
00	<b>S3</b>	S0	S0	0	0
01	<b>S4</b>	<b>SO</b>	<b>SO</b>	1	0
10	<b>S5</b>	S0	S0	0	0
11	<b>S6</b>	<b>SO</b>	<b>SO</b>	1	0

(S0 S1 S2 S3 S4 S5 S6)

No further partitions possible



Input	PS	NS		OUTPUT	
		X=0	X=1	X=0	X=1
Reset	S0	<b>S1</b>	<b>S2</b>	0	0
0	<b>S1</b>	<b>S3</b>	<b>S4</b>	0	0
1	<b>S2</b>	<b>S5</b>	<b>S6</b>	0	0
00	<b>S3</b>	S0	S0	0	0
01	<b>S4</b>	S0	S0	1	0
10	<b>S5</b>	S0	S0	0	0
11	<b>S6</b>	S0	S0	1	0


(S0 S1 S2 S3 S4 S5 S6)



Input	PS	NS		OUTPUT	
		X=0	X=1	X=0	X=1
Reset	S0	<b>S1'</b>	<b>S1'</b>	0	0
0	<b>S1'</b>	<b>S3</b>	<b>S4'</b>	0	0
1	<b>S2</b>	<b>S5</b>	<b>S4'</b>	0	0
00	<b>S3</b>	SO	SO	0	0
01	<b>S4'</b>	S0	S0	1	0
10	<b>S5</b>	S0	S0	0	0
11	<b>S4'</b>	S0	S0	1	0

(S0) (S1 S2) (S3 S5) (S4 S6) (S0) (S1') (S3') (S4'

### **Minimized FSM**




# **Parity Checker Example**


Odd Parity Checker: two alternative state diagrams

Identical output behavior on all input strings

FSMs are equivalent, but require different implementations



Design state diagram without concern for # of states. Reduce later



# **Partitioning Methd**


#### **Next State**

<b>Present State</b>	X=0	X=1	Output	(SO
S	S	S	0	Based (
S	S	S	1	(SOS
S <sub>2</sub>	S	<b>S</b> <sub>1</sub>	0	

(SOS1S2)
Based on output
(SOS2) (S1)

## **Partitioning Methd**

#### **Next State**



#### But was not possible with Row matching method

