CS221: Digital Design

Sequential Design Based on Mealy FSM

A. Sahu

Dept of Comp. Sc. & Engg.

Indian Institute of Technology Guwahati

Outline

- FSM Types : Mealy Machine, Moore Machine
 - Till now we studied Moore Machine
- Example of Mealy Machine
- Comparison of Mealy Vs Moore FSM

FSM Types

- Two main types of FSMs
 - –Moore FSM : output is only function of state
 - –Mealy FSM: output is function of state and inputs

Set Theoretic Description

Moore Machine is an ordered quintuple

Moore =
$$(S,I,O,\delta,\lambda)$$

where

S = Finite set of states
$$\neq \Phi$$
, $\{s_1, s_2, \dots, s_n\}$

I= Finite set of inputs
$$\neq$$
 Φ,{ i_1, i_2, \dots, i_m }

O =Finite set of outputs
$$\neq \Phi$$
, $\{o_1, o_2, \dots, o_1\}$

$$\delta$$
= Next state function which maps $\mathbf{S} \times \mathbf{I} \rightarrow \mathbf{S}$

$$\lambda$$
= Output function which maps

$$S \rightarrow O$$

Set Theoretic Description

Mealy Machine is an ordered quintuple

 β = Output function which maps

Mealy =(S,I,O,
$$\delta$$
, β) where
S=Finite set of states $\neq \Phi$, $\{s_1, s_2, \dots, s_n\}$
I=Finite set of inputs $\neq \Phi$, $\{i_1, i_2, \dots, i_m\}$
O=Finite set of outputs $\neq \Phi$, $\{o_1, o_2, \dots, o_1\}$
 δ =Next state function which maps $S \times I \rightarrow S$

 $S \times I \rightarrow O$

Clocked synchronous FSM

Clocked

 All storage elements employ a clock input (i.e. all storage elements are flipflops)

Synchronous


—All of the flip flops use the same clock signal

Clocked synchronous FSM

FSM


- State machine is simply another name for sequential circuits. Finite refers to the fact that the number of states the circuit can assume if finite
- Async FSM: A synchronous clocked FSM changes state only when a triggering edge (or tick) occurs on the clock signal

Moore machine



Mealy machine


A Much better name of State "Memory" is State Storage



State Storage= Set of n FFs 2ⁿ State can be stored Next state = F_1 (current state, inputs) Output = F_2 (current state, inputs)

Mealy machine


 State change VS Output change: State at Clk[^], Output change whenever input changes



Moore FSM: Parity Encoder

Input: 1 or 0 // entering as stream


Out put: output a 1 when total number of 1 is even



Output is associated with the state and hence appears <u>after</u> the state transition take place.


Example of Moore & Mealy Machine

• Parity Checker <u>Solution</u>: (Mealy)




Mealy Machine: Output is associated with the state transition, and appears <u>before</u> the state transition is completed (by the next clock pulse).

Parity Checker: Moore M/C Implementation



Moore O/P is synchronized with clock.

Parity Checker: Mealy M/C Implementation



Mealy O/P is not synchronized with clock.

Comparison: Mealy FSM Vs Moore FSM

- Mealy machines have less states
 - Outputs are on transitions (SxI) rather than states (n)
- Moore machines are safer to use
 - Outputs change at clock edge (always one cycle later)
- Mealy machines: input change can cause output change as soon as logic is done
 - A big problem when two machines are interconnected
 - Asynchronous feedback may occur if one isn't careful

Comparison: Mealy FSM Vs Moore FSM


- Mealy machines react faster to inputs
 - react in same cycle don't need to wait for clock
 - outputs may be considerably shorter than the clock cycle
 - in Moore machines, more logic may be necessary to decode state
 into outputs there may be more gate delays after clock edge

FSM Example : Mealy vs Moore

• Design a system that outputs a '1' whenever it receives a multiple of 3 # of 1's (i.e., 0, 3, 6, 9, etc. # of 1's) on a serial input line x.


FSM Example: Moore Machine

• Design a system that outputs a '1' whenever it receives a multiple of 3 # of 1's (i.e., 0, 3, 6, 9, etc. # of 1's) on a serial input line x.



FSM Example: Moore Machine

• Design a system that outputs a '1' whenever it receives a multiple of 3 # of 1's (i.e., 0, 3, 6, 9, etc. # of 1's) on a serial input line x.




Mealy Vs Moore: Problem

- $\Sigma_0 = \{t, f\} \ \Sigma_I = \{0, 1\}$
- Outputs t ⇔ at least 2 last input digits are same

Solutions to Problem

- Mealy implementation
 - –Needs only 3 states
- Moore implementation
 - –Needs 2 more almost duplicated states just in order to the output value t there.

FSM: Mealy Machine




FSM: Moore Machine

Outputs **true** if at least 2 last input digits are same

Is it possible to design Moore FSM of the same problem with 3 state?

You can try now...

FSM: Moore Machine



Next Class: FSM Optimization

• How to reduce the number of states in a FSM if it is specified with redundant states.

- Both type of FSM will be used
 - —Some Examples are with Moore FSM
 - —Some Examples are with Mealy FSM