

CS221: Digital Design

RTL Design using ASM

A. Sahu

Dept of Comp. Sc. & Engg.

Indian Institute of Technology Guwahati

Outline


- Drawbacks of state diagrams for real systems
- FSMD/ASM
- ASM Specification
- Comparison of FSM Vs ASM
 - Conversion of FSM to ASM, vice versa
- RTL Design

Reference Material for Lec 33, 34, 35

- Chapter 8 of Mano Book
 - Design at Register Transfer Level
 - Classic Example: Booth Multiplication
- Chapter 15 of Kumar Book
 - Algorithmic State Machine

ASM Chart : Example 6: 10 bit counter


FSM not
possible to
Draw/Tabulate




Require : addition, comparison data path
In state : We can put RTL like statement
 $C=C+1, X=COMPARE(C, 1023)$

Remember : Serial Addition

- Model S in terms of X, Y and Q (State)




Mealy FSM for Binary Adder



FSM


ASM
Blocks




Mealy FSM for Binary Adder

- ASM Blocks
 - Two blocks in this example
- An ASM Block
 - Include a state and all its outgoing edges, condition boxes and conditional state boxes
 - All the parts of an ASM block execute in one cycle

ASM
Blocks



Mealy FSM for Binary Adder




Example:


**Design a Digital Circuit to Sum of First
N odd numbers**

It is N^2 but we want to use basic
summation method $1+3+5+7..+(2n-1)$


Sum of First N odd numbers



Sum of First N odd numbers



Sum of First N odd numbers




Require : two adders,
decrement register, S reg, C reg


In state : We can put RTL like
statement

$$\begin{aligned} S &\leftarrow S+C, \quad C \leftarrow C+2, \quad P \leftarrow P-1 \\ C &\leftarrow 1, \quad S \leftarrow 0, \quad P \leftarrow N \end{aligned}$$

DP: Sum of First N odd numbers





CP: Sum of First N odd numbers




$$D = T_0.G + T_1.Z'$$


CP+DP: Sum of First N odd numbers



CP+DP: Sum of First N odd numbers



CP+DP: Sum of First N odd numbers




Another Example

ASM Design Example


- Find the ASM chart corresponding to the following description
 - There are two states A, B
 - If in state A and input X is `0' then the next state is A
 - If in state A and input X is `1' then the next state is B
 - If in state B and input Y is `1' then the next state is B
 - If in state B and input Y is `0' then the next state is A
 - Output Z is equal to `1' while the circuit is in state B
- Solution:
 - Total States $\rightarrow 2$
 - Two Inputs $\rightarrow X, Y$
 - One Output $\rightarrow Z$

ASM Design Example





Another Example

Another Example: From FSM to ASM



Similar to the ASM of : Sum of First N odd numbers


Another Example: From FSM to ASM



ASM Block


ASM Blocks

One ASM block
execute in one
cycle



ASM Timing

- Outputs appear while in the state
- Register transfers occur at the clock while exiting the state - New value occur in the next state!



Another Example

ASM : DP+CP Example

- Find the Data Path and ASM for the following problem:
 - We **first** need to load two registers (R1, R2) with some value.
 - We will **then** need to add the two Registers (R1, R2) and save the result in Register R3.
 - All these operations **should occur if** a “**start**” Signal is activated.


ASM : DP+CP Example

- Translation to Hardware:
 - We need to clear the registers first.
 - If the “**start**” signal is set to 0, I do nothing
 - Else If the “**start**” signal is set to 1, I will load R1, R2 with values
 - Next, enable R3 to be loaded (load-2) by the results of $R1+R2$


ASM : DP+CP Example

- Inputs/Outputs:
 - **start** is an input signal (Use a switch)
 - **clear** is an output signal generated and connected to R1, R2, R3
 - **load-1** is an output signal generated and connected to R1, R2
 - **load-2** is an output signal generated and connected to R3

Data Path



ASM : DP+CP Example



ASM : DP+CP Example

Controller

PS		S	NS	
0	0	0	0	0
0	0	1	0	1
0	1	X	1	0
1	0	X	0	0
1	1	X	0	0

PS		CLR	L1	L2
0	0	1	0	0
0	1	0	1	0
1	0	0	0	1
1	1	X	X	X

$$D1 = Q1'.Q0 \quad D2 = S.Q1'.Q0'$$

$$CLR = Q1'.Q0' \quad L1 = Q0'.Q1 \quad L2 = Q1.Q0'$$

Data Path

