## Indian Institute of Technology Kanpur Analog/Digital VLSI Circuits (EE610A)

# An Improved CMOS Design For A Full Adder Circuit

Authors:

Pranav Kumar (13490)

Naveen Kumar (13426)

Instructor:

Dr. S. Qureshi

November 11, 2016



## Contents

| 1 | Abstract   |   |  |  |  |  |
|---|--|---|--|--|--|--|
| 2 | Introduction   | 2 |  |  |  |  |
| 3 | Implementation3.1 Full Adder Description3.2 Implementation via logic gates3.3 Our implementation |   |  |  |  |  |
| 4 | Conclusions  |   |  |  |  |  |
| 5 | Future Work  |   |  |  |  |  |
| 6 | References   |   |  |  |  |  |

#### 1 Abstract

In this project, a 1-bit modified full adder design[1] employing complementary metal—oxide—semiconductor (CMOS) logic is implemented. The circuit is implemented using Mentor Graphics tools 180nm technology. Subsequent to the implementation, the number of transistors was compared with the traditional CMOS designs. For 1.8V supply at 180nm technology, the circuit functioned with a lesser number of transistors. Thus, this is an improvement in design.

Keywords: Full adder, VLSI, Layout, Mentor Graphics

#### 2 Introduction

Most of the VLSI applications like DSP, Image Processing and Microprocessors use logic gates and perform arithmetic and logical operations like addition, subtraction, AND, OR, etc. A full adder is an important part and is extensively used in arithmetic circuits. A full adder can add two inputs and a bit carried over from another addition as well. Thus, the most basic way to perform a 32-bit addition in CPU is by 32 full adders working in a pipeline. Improving the performance of the full adder is desirable as it will enhance the overall circuit performance as well. Due to the fast growth and scaling of technology, designers are faced with more and more constraints: small silicon area, high speed and low power dissipation. The aim of this project is to implement an improved CMOS design of a full adder.

#### 3 Implementation

#### 3.1 Full Adder Description

The full adder has three one-bit binary inputs and two one-bit binary outputs. The first two inputs are A and B and the third input is an input carry designated as  $C_{IN}$ . It outputs a SUM and carry out,  $C_{OUT}$ . The block diagram and truth table is shown in figure 1 and table 1 respectively.




Figure 1: Full Adder Block Diagram

| Α | В | $C_{IN}$ | $C_{OUT}$ | SUM |
|---|---|----------|-----------|-----|
| 0 | 0 | 0        | 0         | 0   |
| 0 | 0 | 1        | 0         | 1   |
| 0 | 1 | 0        | 0         | 1   |
| 0 | 1 | 1        | 1         | 0   |
| 1 | 0 | 0        | 0         | 1   |
| 1 | 0 | 1        | 1         | 0   |
| 1 | 1 | 0        | 1         | 0   |
| 1 | 1 | 1        | 1         | 1   |

Table 1: Full Adder Truth Table

From the above truth table, the full adder logic is derived. It is easily seen that SUM is the XOR of A, B and  $C_{IN}$ . For  $C_{OUT}$ ,

$$\overline{A}BC + A\overline{B}C + AB\overline{C} + ABC$$

$$C(\overline{A}B + A\overline{B}) + AB(\overline{C} + C)$$

$$C.A \oplus B + A.B$$

Thus,

$$S = A \oplus B \oplus C$$
 
$$C_{OUT} = C.(A \oplus B) + A.B$$

#### 3.2 Implementation via logic gates

Figure 2 shows the logic gate implementation of a full adder. Implementing this design via CMOS results in a circuit with 36 MOSFETs which is highly undesirable due to the large area of silicon needed as well as the high parasitics and power requirement. We thus implement an improved CMOS design with lesser transistors and power requirement.




Figure 2: Logic Gate Implementation

#### 3.3 Our implementation

We implement the design given at http://www.cmosvlsi.com/lect11.pdf[1]. In this we factor SUM in terms of  $C_{OUT}$  as

$$SUM = ABC + (A + B + C).\overline{C_{OUT}}$$

The circuit diagram and our implemented schematic are given in figures 3 and 4. The technology used is 180nm (that is L=180nm) and the ratio W/L was same for all the MOSFETs. Therefore, we chose a few values of W/L (0.5, 1, 2, 4, 6) and finalize on W/L = 4 because comparatively it gives the best output.




Figure 3: Improved Full Adder Circuit




Figure 4: Implemented schematic

The results are illustrated in figure 5 and the layout in figure 6.




Figure 5: Results




Figure 6: Layout

### 4 Conclusions

In comparison to the logic gate implementation (36), the design that we implemented employs lesser transistors (28) and thus, lesser silicon area.

#### 5 Future Work

The layout is showing some errors on simulation right now. We are working further to debug them and running the layout.

#### 6 References

- [1] David Harris. Lec 11 Adders. [PDF Document] Harvey Mudd College. Spring 2004.
- [2] P. Kirankumar et al. Design of Low Power High Speed Hybrid Full Adder. International Journal of Electronics and Communication Technology, Dec 2015.
- [3] "Full Adder." Wikipedia: The Free Encyclopedia. Wikimedia Foundation, Inc. 22 July 2004. Web. 10 Aug. 2004.