# Pranav Kumar

pranavk2.github.io

EDUCATION

pranavkumar@utexas.edu

Mob: (737) 346-1748

University of Texas at Austin Austin, TX

M.S. in ECE (Architecture, Computer Systems and Embedded Systems track); GPA: 4.00

July 2017 – present Kanpur, India

B.Tech. in Electrical Engineering, Minor in Computer Systems; GPA: 9.0/10.0 (Major: 9.3)

July 2013 - May 2017

#### SKILLS

• Languages: C, C++, Java, Python, Verilog, x86/ARM assembly

Indian Institute of Technology Kanpur

- Software and Tools: gem5, MATLAB, Tensorflow, git, PAPI, perf, PinTool, McPAT, Vivado, ModelSim, Spice, ADS
- Development Platforms: dsPIC, Xilinx Spartan and Virtex FPGAs, Zedboard, Raspberry Pi 3

#### Internship

ARM Research Austin, TX

Manager: Dr. Prakash Ramrakhyani

May 2018 - Aug 2018

• Cache-Based Side-Channel Attack Mitigations: Proposed two new techniques: Context-Aware Cache Management and Cryptic Cache Architecture for defending against same or different-core cache-based timing side channel attacks like Prime-Probe and Flush-Reload. Evaluated trade-offs between cache performance and security. Patent under review.

# EXPERIENCE AND PROJECTS

#### Spark Research Lab, UT Austin

Austin, TX

Graduate Research Assistant, Advisor: Prof. Mohit Tiwari

July 2017 - present

- Performance Counters Based Software Anomaly Detection: Designed a machine learning based anomaly detector that models microarchitectural attacks as behavioral anomalies in terms of security-critical performance counters. Showed how these detectors can easily break via adversarial examples. Work presented at CFAR<sup>1</sup>, SARC<sup>2</sup> and Western Digital<sup>3</sup>.
- o Hardware-Based Malware Detection: Implemented a mechanism to detect side and covert-channel attacks in the microarchitecture via trusted and untrusted label propagation and subsequently locally detecting directional label contention on L1/LLC/BPred/MemBus and physical memory addresses. Additionally, a global detector reduced false positives.
- Database of Side-Channel Attacks on gem5: For evaluation of such a hardware mechanism, implemented covert-channel attacks through caches, memory bus, branch predictor and also ported Rowhammer, Spectre attacks to AArch64 on gem5. Implemented two versions: standalone attacks and attacks leaking sensitive medical information from a library.
- Architecture, Systems and Security:
  - Architecture: Implemented exclusive caches in ChampSim, implemented and evaluated different branch predictors and a 4-stage pipeline in MIPS simulator.
  - Performance Evaluation & Benchmarking: Instrumented and evaluated workloads (SPEC2017, LLL etc.) using PINTool and performance monitoring counters, evaluated localities in them via RAW, WAW, WAR distributions, used gem5+McPAT with MiBench embedded benchmarks to evaluate trade-offs in performance, power and energy.
  - Operating Systems: Implemented system calls, scheduling and page replacement algorithms on NachOS.
  - Security: Implemented RSA, AES accelerators on RISC-V core; found buffer overflow vulnerabilities, wrote stack-smashing and return-2-libc exploits, mounted side-channel attack on MySQL queries and DPA attack to obtain AES key.
- VLSI EDA Lab: IIT Kanpur
  - Microprocessor: Implemented a simple in-order 8-bit microprocessor and sound monitoring system in Verilog on FPGA.
- Machine Learning and Image Processing:
  - Machine Learning: Projects on PCA, ICA, learning human movement using Gaussian processes, implementing Pac-Man via reinforcement learning and CNN applied on MNIST.
  - o 3D Display: Real-time 3D viewing based on face posture on your laptop. Top 5 at Ericsson Innovation Awards.
  - Image Processing: Object removal from images. Awarded best course project and accepted at SIGNAL 2017.

Courses \* orgoing

- Computer Systems: Computer Architecture, Comp Arch: User-System Interplay\*, HW-SW Security, Performance Evaluation and Benchmarking, SOC Design\*, Operating Systems, Microarchitecture, Digital Electronics, Analog/Digital VLSI Circuits
- Mathematics and Algorithms: Probability and Statistics, Machine Learning, Data Structures and Algorithms

# LEADERSHIP POSITIONS

• Head TA, Fall 2018 - Security at the Hardware-Software Interface (graduate security course) • President, UT Graduate ECE Student Association • ECE Department Representative, Graduate Engineering Council

<sup>&</sup>lt;sup>1</sup>Center for Future Architectures Research, University of Michigan, Ann Arbor

<sup>&</sup>lt;sup>2</sup>Samsung Austin Research Center

<sup>&</sup>lt;sup>3</sup>7th RISC-V Workshop, Milpitas CA