

1. **MOV - Move Instruction:** The MOV instruction is used to transfer data between two operands. The syntax of the MOV instruction is:

MOV destination, source

Example: MOV AX, 1234H ; Move the value 1234H into the AX register

2. **XCHG - Exchange Instruction:** The XCHG instruction is used to exchange the values of two operands. The syntax of the XCHG instruction is:

XCHG operand1, operand2

Example: XCHG AX, BX ; Exchange the values of the AX and BX registers

3. **PUSH - Push onto Stack Instruction:** The PUSH instruction is used to push a value onto the top of the stack. The syntax of the PUSH instruction is:

PUSH operand

Example: PUSH AX ; Push the value of the AX register onto the stack

4. **POP - Pop from Stack Instruction:** The POP instruction is used to pop a value from the top of the stack. The syntax of the POP instruction is:

POP operand

Example: POP AX ; Pop a value from the top of the stack into the AX register

5. **LEA - Load Effective Address Instruction:** The LEA instruction is used to load the effective address of an operand into a register. The syntax of the LEA instruction is:

LEA destination, source

Example: LEA BX, [SI+DI+1234H] ; Load the effective address of the memory location [SI+DI+1234H] into the BX register

6. **LDS - Load Pointer Using DS Instruction:** The LDS instruction is used to load a 32-bit pointer value from a memory location using the DS segment register. The syntax of the LDS instruction is:

LDS destination, source

Example: LDS DX, [BX+SI+1234H] ; Load a 32-bit pointer value from the memory location [BX+SI+1234H] using the DS segment register into the DX register

7. **LES - Load Pointer Using ES Instruction:** The LES instruction is used to load a 32-bit pointer value from a memory location using the ES segment register. The syntax of the LES instruction is:

LES destination, source

Example: LES DX, [BX+SI+1234H] ; Load a 32-bit pointer value from the memory location [BX+SI+1234H] using the ES segment register into the DX register

1. **ADD - Addition Instruction:** The ADD instruction is used to add two operands and store the result in the destination operand. The syntax of the ADD instruction is:

ADD destination, source

Example: ADD AX, BX ; Add the value of the BX register to the value of the AX register and store the result in the AX register

2. **SUB - Subtraction Instruction:** The SUB instruction is used to subtract the value of the source operand from the value of the destination operand and store the result in the destination operand. The syntax of the SUB instruction is:

SUB destination, source

Example: SUB AX, BX ; Subtract the value of the BX register from the value of the AX register and store the result in the AX register

3. **MUL - Unsigned Multiplication Instruction:** The MUL instruction is used to perform unsigned multiplication between two operands and store the result in the destination operand. The syntax of the MUL instruction is:

MUL source

Example: MUL BX ; Multiply the value of the BX register with the value of the AX register and store the result in the DX:AX register pair

4. **IMUL - Signed Multiplication Instruction:** The IMUL instruction is used to perform signed multiplication between two operands and store the result in the destination operand. The syntax of the IMUL instruction is:

IMUL source

Example: IMUL BX ; Multiply the value of the BX register with the value of the AX register and store the result in the DX:AX register pair

5. **DIV - Unsigned Division Instruction:** The DIV instruction is used to perform unsigned division between the value of the DX:AX register pair and a source operand and store the quotient in the AX register and the remainder in the DX register. The syntax of the DIV instruction is:

DIV source

Example: DIV BX ; Divide the value of the DX:AX register pair by the value of the BX register and store the quotient in the AX register and the remainder in the DX register

6. **IDIV - Signed Division Instruction:** The IDIV instruction is used to perform signed division between the value of the DX:AX register pair and a source operand and store the quotient in the AX register and the remainder in the DX register. The syntax of the IDIV instruction is:

IDIV source

Example: IDIV BX ; Divide the value of the DX:AX register pair by the value of the BX register and store the quotient in the AX register and the remainder in the DX register

7. INC - Increment Instruction: The INC instruction is used to increment the value of the operand by 1. The syntax of the INC instruction is:

INC destination

Example: INC AX ; Increment the value of the AX register by 1

8. DEC - Decrement Instruction: The DEC instruction is used to decrement the value of the operand by 1. The syntax of the DEC instruction is:

DEC destination

Example: DEC AX ; Decrement the value of the AX register by 1

1. AND - Logical AND Instruction: The AND instruction performs a bitwise logical AND operation between the destination and source operands and stores the result in the destination operand. The syntax of the AND instruction is:

AND destination, source

Example: AND AX, BX ; Performs a bitwise logical AND operation between the value of the AX register and the value of the BX register and stores the result in the AX register

2. OR - Logical OR Instruction: The OR instruction performs a bitwise logical OR operation between the destination and source operands and stores the result in the destination operand. The syntax of the OR instruction is:

OR destination, source

Example: OR AX, BX ; Performs a bitwise logical OR operation between the value of the AX register and the value of the BX register and stores the result in the AX register

3. XOR - Logical XOR Instruction: The XOR instruction performs a bitwise logical XOR (exclusive OR) operation between the destination and source operands and stores the result in the destination operand. The syntax of the XOR instruction is:

XOR destination, source

Example: XOR AX, BX ; Performs a bitwise logical XOR operation between the value of the AX register and the value of the BX register and stores the result in the AX register

4. NOT - Logical NOT Instruction: The NOT instruction performs a bitwise logical NOT (complement) operation on the destination operand and stores the result in the destination operand. The syntax of the NOT instruction is:

NOT destination

Example: NOT AX ; Performs a bitwise logical NOT operation on the value of the AX register and stores the result in the AX register

5. TEST - Logical Test Instruction: The TEST instruction performs a bitwise logical AND operation between the destination and source operands and updates the flags register without modifying the destination operand. The syntax of the TEST instruction is:

TEST destination, source

Example: TEST AX, BX ; Performs a bitwise logical AND operation between the value of the AX register and the value of the BX register and updates the flags register without modifying the value of the AX register

1. CBW - Convert Byte to Word Instruction: The CBW instruction sign-extends the value in the AL register to the AX register. The syntax of the CBW instruction is:

CBW

Example: CBW ; Sign-extend the value in the AL register to the AX register

2. CWD - Convert Word to Doubleword Instruction: The CWD instruction sign-extends the value in the AX register to the DX:AX register pair. The syntax of the CWD instruction is:

CWD

Example: CWD ; Sign-extend the value in the AX register to the DX:AX register pair

3. CWDE - Convert Word to Doubleword (Extended) Instruction: The CWDE instruction sign-extends the value in the AX register to the EAX register. The syntax of the CWDE instruction is:

CWDE

Example: CWDE ; Sign-extend the value in the AX register to the EAX register

4. CDQ - Convert Doubleword to Quadword Instruction: The CDQ instruction sign-extends the value in the EAX register to the EDX:EAX register pair. The syntax of the CDQ instruction is:

CDQ

Example: CDQ ; Sign-extend the value in the EAX register to the EDX:EAX register pair

5. MOVSX - Move with Sign-Extension Instruction: The MOVSX instruction moves the value of a byte or a word to a doubleword register with sign-extension. The syntax of the MOVSX instruction is:

MOVSX destination, source

Example: MOVSX EAX, AL ; Move the value of the AL register to the EAX register with sign-extension

6. MOVZX - Move with Zero-Extension Instruction: The MOVZX instruction moves the value of a byte or a word to a doubleword register with zero-extension. The syntax of the MOVZX instruction is:

MOVZX destination, source

Example: MOVZX EAX, AX ; Move the value of the AX register to the EAX register with zero-extension

IN - Input from Port Instruction: The IN instruction reads a byte or a word from an input port specified by the immediate value or the contents of the DX register and stores the value in the destination operand. The syntax of the IN instruction is:

IN destination, port

Example: IN AL, 60h ; Read a byte from the keyboard controller port and store the value in the AL register

2. **OUT - Output to Port Instruction:** The OUT instruction writes a byte or a word from the source operand to an output port specified by the immediate value or the contents of the DX register. The syntax of the OUT instruction is:

OUT port, source

Example: OUT 80h, AL ; Write a byte from the AL register to the system speaker port

3. **INS - Input from String Instruction:** The INS instruction reads a byte or a word from an input port specified by the DX register and stores the value in the destination operand. The instruction then increments or decrements the SI or DI register, depending on the direction flag, to point to the next element of the string. The syntax of the INS instruction is:

INS destination, DX

Example: INS byte PTR ES:[DI], DX ; Read a byte from the serial port specified by the DX register and store the value in the byte pointed to by DI in the ES segment

4. **OUTS - Output to String Instruction:** The OUTS instruction writes a byte or a word from the source operand to an output port specified by the DX register. The instruction then increments or decrements the SI or DI register, depending on the direction flag, to point to the next element of the string. The syntax of the OUTS instruction is:

OUTS DX, source

Example: OUTS DX, byte PTR DS:[SI] ; Write a byte from the byte pointed to by SI in the DS segment to the output port specified by the DX register

5. **REP INS - Repeat Input from String Instruction:** The REP INS instruction reads a byte or a word from an input port specified by the DX register and stores the value in the destination operand. The instruction then increments or decrements the SI or DI register, depending on the direction flag, to point to the next element of the string. The instruction repeats the input operation until the CX register becomes zero. The syntax of the REP INS instruction is:

REP INS destination, DX

Example: REP INS byte PTR ES:[DI], DX ; Read a byte from the serial port specified by the DX register and store the value in the byte pointed to by DI in the ES segment. Repeat the operation CX times.

6. **REP OUTS - Repeat Output to String Instruction:** The REP OUTS instruction writes a byte or a word from the source operand to an output port specified by the DX register. The

instruction then increments or decrements the SI or DI register, depending on the direction flag, to point to the next element of the string. The instruction repeats the output operation until the CX register becomes zero. The syntax of the REP OUTS instruction is:

REP OUTS DX, source

Example: REP OUTS DX, byte PTR DS:[SI] ; Write a byte from the byte pointed to by SI in the DS segment to the output port specified by the DX register. Repeat the operation CX times.

1. HLT - Halt Instruction: The HLT instruction halts the microprocessor until the next external interrupt occurs. The syntax of the HLT instruction is:

HLT

Example: HLT ; Halt the microprocessor until the next external interrupt occurs

2. CLI - Clear Interrupt Flag Instruction: The CLI instruction disables the maskable interrupts by clearing the interrupt flag (IF) in the flags register. The syntax of the CLI instruction is:

CLI

Example: CLI ; Disable maskable interrupts by clearing the interrupt flag

3. STI - Set Interrupt Flag Instruction: The STI instruction enables the maskable interrupts by setting the interrupt flag (IF) in the flags register. The syntax of the STI instruction is:

STI

Example: STI ; Enable maskable interrupts by setting the interrupt flag

4. NOP - No Operation Instruction: The NOP instruction performs no operation and consumes one clock cycle. The syntax of the NOP instruction is:

NOP

Example: NOP ; Perform no operation

5. LIDT - Load Interrupt Descriptor Table Instruction: The LIDT instruction loads the base address and the size of the Interrupt Descriptor Table (IDT) register from the source operand. The syntax of the LIDT instruction is:

LIDT source_operand

Example: LIDT [IDT_Descriptor] ; Load the base address and the size of the IDT register from the IDT_Descriptor memory location

6. LGDT - Load Global Descriptor Table Instruction: The LGDT instruction loads the base address and the size of the Global Descriptor Table (GDT) register from the source operand. The syntax of the LGDT instruction is:

LGDT source_operand

Example: LGDT [GDT_Descriptor] ; Load the base address and the size of the GDT register from the GDT_Descriptor memory location

7. LMSW - Load Machine Status Word Instruction: The LMSW instruction loads the low 16 bits of the source operand to the Machine Status Word (MSW) register, which controls the operation of the microprocessor. The syntax of the LMSW instruction is:

LMSW source_operand

Example: LMSW AX ; Load the low 16 bits of the AX register to the MSW register

1. JMP - Unconditional Jump Instruction: The JMP instruction transfers the control of the microprocessor to the target address unconditionally. The syntax of the JMP instruction is:

JMP target_address

Example: JMP label ; Jump to the label target_address unconditionally

2. Jcc - Conditional Jump Instruction: The Jcc instruction transfers the control of the microprocessor to the target address conditionally based on the specified condition. The syntax of the Jcc instruction is:

Jcc target_address

where "cc" represents a two-letter code for the condition, such as JE for jump if equal, JG for jump if greater than, etc.

Example: JE label ; Jump to the label target_address if the zero flag is set (i.e., the previous arithmetic operation resulted in zero)

3. CALL - Call Subroutine Instruction: The CALL instruction transfers the control of the microprocessor to the specified subroutine and saves the return address on the stack. The syntax of the CALL instruction is:

CALL subroutine_address

Example: CALL subroutine ; Call the subroutine at the address subroutine_address and save the return address on the stack

4. RET - Return from Subroutine Instruction: The RET instruction transfers the control of the microprocessor to the return address saved on the stack by the previous CALL instruction. The syntax of the RET instruction is:

RET

Example: RET ; Return from the subroutine to the instruction after the CALL instruction

5. INT - Software Interrupt Instruction: The INT instruction generates a software interrupt by calling the interrupt handler specified by the interrupt vector number. The syntax of the INT instruction is:

INT interrupt_vector_number

Example: INT 21h ; Generate a software interrupt by calling the interrupt handler specified by the interrupt vector 21h (i.e., the DOS function)

First In, First Out (FIFO) Replacement Algorithm:

- This algorithm evicts the oldest data from the cache or page table.
- The data that was first loaded into the cache or page table is the first to be evicted.
- For example, if a cache has four blocks and four different data sets are loaded into them in sequence (A, B, C, D), then if a new data set (E) needs to be loaded and the cache is full, block A will be evicted because it was the first to be loaded.

2. Least Recently Used (LRU) Replacement Algorithm:

- This algorithm evicts the least recently used data from the cache or page table.
- The data that has not been accessed for the longest time is evicted.
- For example, if a cache has four blocks and the following data is loaded into them in sequence: A, B, C, D, and then B is accessed again, the LRU algorithm will consider A, C, and D as candidates for eviction and choose the one that has not been accessed for the longest time.

3. Random Replacement Algorithm:

- This algorithm evicts a random block of data from the cache or page table.
- For example, if a cache has four blocks and the following data is loaded into them in sequence: A, B, C, D, and then a new data set (E) needs to be loaded and the cache is full, a block is chosen at random to be evicted.

Most Recently Used (MRU) Replacement Algorithm:

- This algorithm evicts the most recently used data from the cache or page table.
- The data that has been accessed most recently is evicted.
- For example, if a cache has four blocks and the following data is loaded into them in sequence: A, B, C, D, and then C is accessed again, the MRU algorithm will consider A, B, and D as candidates for eviction and choose the one that has been accessed least recently.

2. Least Frequently Used (LFU) Replacement Algorithm:

- This algorithm evicts the least frequently used data from the cache or page table.
- The data that has been accessed the fewest number of times is evicted.
- For example, if a cache has four blocks and the following data is loaded into them in sequence: A, B, C, D, and then A is accessed three times, B is accessed twice, C is accessed once, and D is not accessed, the LFU algorithm will choose D for eviction.

3. Not Recently Used (NRU) Replacement Algorithm:

- This algorithm divides the data in the cache or page table into two categories: "recently used" and "not recently used."

- When a block needs to be evicted, a block from the "not recently used" category is chosen if possible, otherwise a block from the "recently used" category is chosen.
- For example, if a cache has four blocks and the following data is loaded into them in sequence: A, B, C, D, and then B and C are accessed, the NRU algorithm will consider A and D as candidates for eviction and choose one of them at random.

4. Clock Replacement Algorithm:

- This algorithm maintains a circular list of blocks in the cache or page table.
- Each block is marked with a "use" bit that is set to 1 when the block is accessed.
- When a block needs to be evicted, the algorithm scans the circular list and evicts the first block it encounters with a use bit of 0. If all blocks have use bits of 1, the algorithm clears all use bits and starts the scan again.
- For example, if a cache has four blocks and the following data is loaded into them in sequence: A, B, C, D, and then A and C are accessed, the clock algorithm will consider B and D as candidates for eviction and choose one of them with a use bit of 0.