

https://github.com/pranavrai1995iit/2021jvl2384/tree/main/Lab%20Report2

Physical Design of MOD_S_UP_COUNTER


Verilog Code-




TCL File




SDC File




SYNTHESIS USING GENUS TOOL




GATE LEVEL NETLIST




TIMING ANALYSIS




POWER ANALYSIS





PHYSICAL DESIGN USING INNOVUS AFTER IMPORTING THE DESIGN






FLOOR PLANNING







POWER PLANNING


ADDING RINGS






ADDING STRIPS







SROUTE






PIN PLACEMENT







STANDARD CELL PLACEMENT



















CLOCK TREE SYNTHESIS













ROUTING THE DESIGN






VERIFY GEOMETRY







VERIFY CONNECTIVITY






VERIFY DRC





POWER ANALYSIS



NO VIOLATION

