

LAB REPORT

JVL2384 (PRANAV KUMAR RAI)

- **AIM**

To Design MOD 5 Synchronous Up Counter using Master Slave JK Flipflop.

Frequency of Operation 250Mhz

For Schematic

NMOS W=200nm L=60nm

PMOS W=400nm L=60nm

For Layout

Length 1.4um

Width 80um

Area 112.0umsq

- **PROCEDURE**

First of all, made schematic and layout of INVERTER

Then of

NAND2

AND2

NAND3

SR LATCH

JK FF

MOD_5_SYNCHRONOUS_UP_COUNTER

Simulated each circuit

Cleared all DRC error of each circuit

Cleared LVS error of each circuit

I have attached the Schematic, layout, Simulation, DRC, LVS, PEX reports.

- **RESULTS**

Frequency of operation 250Mhz



Counter input CLK

Counter Output Q2 Q1 Q0


Different states of counter

000 001 010 011 100 000 001 so on



Counter Schematic Symbol Simulation Layout




SCHEMATIC WITH CLEAR INPUT




Schematic Simulation



POST EXTRACTION SIMULATION



Post Extraction Symbol



TIMING RESULT

Timing Results

Inverter

Rise time 34.81E-12

Fall time 34.81E-12

Rise Delay time 22.4119ps

Fall Delay Time 14.1314ps

Counter

For Q0

Rise time 44.5E-12

Fall time 72.28E-12

For Q1

Rise time 35.75E-12

Fall time 54.66E-12

For Q2

Rise time 27.53E-12

Fall time 39.53E-12

Rise Delay Time

From CLK to Q0 71.91E-12

From CLK to Q1 65.02E-12

From CLK to Q2 61.4E-12

Fall Delay Time

From CLK to Q0 105.75E-12

From CLK to Q1 97.87E-12

From CLK to Q2 97.5E-12

Post Extraction

For Q0

Rise time 455.6E-12

Fall time 683.2E-12

For Q1

Rise time 439.2E-12

Fall time 435.4E-12

For Q2

Rise time 226.8E-12

Fall time 355.1E-12

Rise Delay Time

From CLK to Q0 495.9E-12

From CLK to Q1 380.4E-12

From CLK to Q2 340.8E-12

Fall Delay Time


From CLK to Q0 895.8E-12

From CLK to Q1 687.6E-12


From CLK to Q2 632.4E-12

SCREENSHOTS OF DRC LVS PEX (Files were already attached)

DRC



LVS



PEX

