


1 Digital Systems Lale Assignment - 1

Assignment ly: Pranav Sudar CS20B029

Objectives:

- 1) To learn to write test bench
- 2) To design a MUX-using verilog
- 3) To perotion left shift and right shift operations in order to multiply and divide by 2.
- 4) To peform narious operations like 8 & 1, ~ and ^, to \$ represent AND, OR, NAND, NOR, EX-OR and EXNOR gates.
 - 5) To call a small module in large module in revielog.



Description:

Jogic gates are resed to

carrey out logical operations on

single or multiple lunary inputs

to give lunary outputs. They

regulate the flow of electricity

through an electronic circuit,

ly receiving and modifying

lunary input and output.

The circuits of logic gates

make electronic logic operation

possible which also encorporated

into larger electronic systems

like peforming arithmetic operations,

multiplexers, encoders, decoders,

microprocessors, etc.

· AND Coate Module gines output 1,

nuhen all the inputs are rouds.

· OR Grate gines all the output 0,

nuhen all the inputs are zero, elses.

· NAND Gater gines output 0 only

nuhen all inputs are 1, else it gines 1.

· NOR Grate gives output 1 monly nuhen

all inputs are zero, else it gines 0.

· Ex-OR Gate gines output 1 only nuhen

odd inputs are 1, lise it gines 0.


· Ex-NOR Gate gines output 1 only nuhen


enen inputs are 1, else its gines 0.

· Multiply-by2 module petorms Left Shift operation.
Divide-by2 module performs
Right Shift operation.

Mux 2 to 1 per ruses conditional gates to peform y = 5A + 5B operation.

NUX4 to 1 peforms the following 3 y = 5, 50 A + 5, S0B + S, S0C + S, S0D . Mux 8 to 1 peforums the following 3 y = \$25,50 A1 + \$25,50 A2 + \$25,50 A3 + \$25,50 A4 + S2 5,30 A5 + \$2 5,50 A6 + S2 5,50 A7 +S25,50 A8 Procedure: of three select lines and true Select lines are & single-lit and others are N-bit where Nie a parameter. The I have ruridefined ys to your y= \$25, so. (a 1 b) ys = 525,50. (a>1) using tertiary operator (?) Then the output y is y=y1+y2+...+y8;





Wane forms: (attached in form of Screen Shot)

1				
1. 1 .		٨	1	
(KE	M	10	大	0

A=	HILL A = 000	001111, B=000000110	
	Output (Obs)		
	000000110		
001	111 100000	AVB	
010	111111001	~(AAB)	
011	111110000	~(AVB)	The same
100	0 000 0 1001	ABB	The state of the s
101	11110110	~(A ⊕ B)	
110	000011110	2*A	
111	000000111	A/2	