

1 Digital Systems Lab Assignment - 1

Assignment by : Pranav Sutar
CS20B029

Objectives:

- 1) To learn to write test bench
- 2) To design a MUX using verilog
- 3) To perform left shift and right shift operations in order to multiply and divide by 2.
- 4) To perform various operations like $&$, $|$, \sim and \wedge , to represent AND, OR, NAND, NOR, Ex-OR and ExNOR gates.
- 5) To call a small module in large module in verilog.

Description:

Logic gates are used to carry out logical operations on single or multiple binary inputs to give binary outputs. They regulate the flow of electricity through an electronic circuit, by receiving and modifying binary input and output.

The circuits of logic gates make electronic logic operation possible, which are incorporated into larger electronic systems like performing arithmetic operations, multiplexers, encoders, decoders, microprocessors, etc.

- AND Gate Module gives output 1, when all the inputs are 1.
- OR Gate gives all the output 0, when all the inputs are zero, else 1.
- NAND Gate gives output 0 only when all inputs are 1, else it gives 1.
- NOR Gate gives output 1 only when all inputs are zero, else it gives 0.
- Ex-OR Gate gives output 1 only when odd inputs are 1, else it gives 0.
- Ex-NOR Gate gives output 1 only when even inputs are 1, else it gives 0.

- Multiply-by2 module performs Left Shift operation.
- Divide-by2 module performs Right Shift operation.
- MUX 2 to 1 perf uses conditional gates to perform $y = \bar{S}A + SB$ operation
- MUX 4 to 1 performs the following :

$$y = \bar{S}_1 \bar{S}_0 A + \bar{S}_1 S_0 B + S_1 \bar{S}_0 C + S_1 S_0 D$$
- MUX 8 to 1 performs the following :

$$y = \bar{S}_2 \bar{S}_1 \bar{S}_0 A_1 + \bar{S}_2 \bar{S}_1 S_0 A_2 + \bar{S}_2 S_1 \bar{S}_0 A_3 + \bar{S}_2 S_1 S_0 A_4 + S_2 \bar{S}_1 \bar{S}_0 A_5 + \bar{S}_2 \bar{S}_1 S_0 A_6 + S_2 S_1 \bar{S}_0 A_7 + S_2 S_1 S_0 A_8$$

Procedure :

In my code, I took inputs of three select lines and two input binary numbers. select lines are 3 single-bit and others are N-bit where N is a parameter.

The I have redefined y_1 to y_8 as

$$y_1 = \bar{S}_0 \bar{S}_1 \bar{S}_2 \bar{S}_1 \bar{S}_0 \cdot (a \& b)$$

$$y_2 = \bar{S}_2 \bar{S}_1 S_0 \cdot (a | b)$$

⋮

$$y_8 = S_2 S_1 S_0 \cdot (a > 1)$$


using tertiary operator(??)

Then the output y is

$$y = y_1 + y_2 + \dots + y_8 ;$$

Date _____
Page _____

In Test Bench, I registered ~~cor~~ variables corresponding to input in first code, and mixed the output Y .
Then I defined $A = 111$ and $B = 110$, followed by all eight operations in the questions on the pair of A and B , with a time delay of 10 units.



Wave forms:

(attached in form of screen shot)

Result:

~~A = 1111~~, A = 000001111, B = 000000110

$s_2 s_1 s_0$	Output(Obs)	Operation
000	000000110	$A \wedge B$
001	000001111	$A \vee B$
010	111111001	$\sim(A \wedge B)$
011	111110000	$\sim(A \vee B)$
100	000001001	$A \oplus B$
101	111110110	$\sim(A \oplus B)$
110	000011110	$2 * A$
111	000000111	$A/2$