

DIGITAL ELECTRONICS AND COMPUTER ORGANIZATION

II B. TECH- II SEMESTER

Course Code	Category	Hours / Week			Credits	Maximum Marks		
A5EC72	ESC	L	T	P	C	CIE	SEE	Total
		3	1	-	4	30	70	100

COURSE OBJECTIVES

The course should enable the students to:

1. Understand different number systems.
2. Design combinational and sequential logic circuits
3. Understand concepts of register transfer logic and arithmetic operations.
4. Learn different types of addressing modes and memory organization

COURSE OUTCOMES

1. Able to solve from one number to another number.
2. Able to combinational and sequential logic circuits
3. Identify basic components and design of the CPU: the ALU and control unit.
4. Compare various types of IO mapping techniques
5. Critique the performance issues of cache memory and virtual memory

UNIT - I	NUMBER THEORY and BOOLEAN ALGEBRA	CLASSES: 12
Representation of numbers of different radix, conversion of numbers from one radix to another radix, r-1's complement and r's complement. 4-bit codes. Basic Theorems and Properties of Boolean algebra, Canonical and Standard Forms, Digital Logic Gates, Universal Logic Gates. K- Map Method.		
UNIT - II	COMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS	CLASSES: 14
Design of Half adder, full adder, half subtractor, full subtractor. Decoder, Encoder, Multiplexer, De-multiplexer and comparator. basic flip-flops, truth tables and excitation tables (NAND RS latch, NOR RS latch, RS flip-flop, JK flip-flop, T flip-flop, D flip-flop with preset and clear terminals). Classification of sequential circuits (synchronous and asynchronous);		
UNIT - III	DESIGN	CLASSES: 16
Conversion of flip-flops to other flip-flops. Design of Ripple counters, design of synchronous counters, Johnson counter, ring counter, shift register, bi-directional shift register, universal shift register. Instruction codes, Computer Registers, Computer Instructions and Instruction cycle. Timing and Control Memory-Reference Instructions, Input-Output and interrupt.		
UNIT - IV	REGISTER TRANSFER AND MICRO-OPERATIONS:	CLASSES: 16
Central processing unit: Stack organization, Instruction Formats, Addressing Modes, Data Transfer and Manipulation, Complex Instruction Set Computer (CISC) Reduced Instruction Set Computer (RISC), Register Transfer Language, Register Transfer, Bus and Memory Transfers, Arithmetic Micro-Operations, Logic Micro-Operations, Shift Micro-Operations, Arithmetic logic shift unit		
UNIT - V	MEMORY SYSTEM	CLASSES: 16
INPUT OUTPUT: I/O interface, Programmed IO, Memory Mapped IO, Interrupt Driven IO, DMA. MULTIPROCESSORS: Characteristics of multiprocessors, Interconnection structures, Inter Processor Arbitration, Inter processor Communication and Synchronization, Cache Coherence		

TEXT BOOKS

- | |
|--|
| <ol style="list-style-type: none">1. Switching and Finite Automata Theory- Zvi Kohavi & Niraj K. Jha, 3rd Edition, Cambridge.2. Digital Design- Morris Mano, PHI, 3rd Edition.3. M. Morris Mano (2006), Computer System Architecture, 3rd edition, Pearson/PHI, India.4. John P. Hayes (1998), Computer Architecture and Organization, 3rd edition, Tata McGrawHill |
|--|

REFERENCE BOOKS

- | |
|---|
| <ol style="list-style-type: none">1. Introduction to Switching Theory and Logic Design – Fredriac J. Hill, Gerald R. Peterson, 3rd Ed, John Wiley & Sons Inc.2. William Stallings (2010), Computer Organization and Architecture- designing for performance, 8th edition, Prentice Hall, New Jersey.3. Anrew S. Tanenbaum (2006), Structured Computer Organization, 5th edition, Pearson Education Inc, |
|---|