



FPGA-Based Automated Parking System

Digital System Design Project Report

Submitted by:

S B Pranay

Roll No: B24EE045

Department of Electrical Engineering

Indian Institute of Technology Hyderabad

December 3, 2025

Abstract

This report documents the design, implementation, and simulation of an automated parking system controller using Verilog HDL. The system utilizes a Finite State Machine (FSM) to manage vehicle entry, password validation, and visual indicators (LEDs and Seven-Segment Displays). The design was synthesized, and functionality was verified using behavioral simulation waveforms.

1 Introduction

The objective of this project is to design a secure parking entry system. The system detects the presence of a vehicle, requires a two-part password sequence for entry, and manages entry/exit status. The controller is implemented as a synchronous Sequential Logic Circuit.

2 System Architecture

2.1 Finite State Machine (FSM)

The core logic is a Moore Machine with the following states:

- **IDLE (000):** System waits for a car ('sensor_entrance').
- **WAIT_PASSWORD (001):** User has a limited time window to enter credentials.
- **WRONG_PASS (010):** Incorrect password entered; Red LED blinks.
- **RIGHT_PASS (011):** Correct password entered; Green LED blinks, gate opens.
- **STOP (100):** Car has entered but not yet cleared the exit sensor.

2.2 I/O Definition

- **Inputs:** `clk`, `reset_n`, `sensor_entrance`, `sensor_exit`, `password_1`, `password_2`.
- **Outputs:** `GREEN_LED`, `RED_LED`, `HEX_1`, `HEX_2` (7-segment display).

3 RTL Schematic Analysis

The design was synthesized to generate the Register Transfer Level (RTL) and Technology schematics.




Figure 1: **RTL Schematic:** This view highlights the high-level logic blocks, including the multiplexers for state transitions and comparators for password validation.




Figure 2: **Technology Schematic:** This detailed view shows the actual gate-level implementation (LUTs, buffers, and flip-flops) post-synthesis.

4 Verilog Implementation

4.1 Main Module: parking_system.v

```

1  `timescale 1ns / 1ps
2
3  module parking_system(
4      input clk,
5      input reset_n,
6      input sensor_entrance,
7      input sensor_exit,
8      input [1:0] password_1,
9      input [1:0] password_2,
10     output wire GREEN_LED,
11     output wire RED_LED,
12     output reg [6:0] HEX_1,
13     output reg [6:0] HEX_2
14 );
15     // State Encoding
16     parameter IDLE = 3'b000,
17               WAIT_PASSWORD = 3'b001,
18               WRONG_PASS = 3'b010,
19               RIGHT_PASS = 3'b011,
20               STOP = 3'b100;
21

```

```

22 reg[2:0] current_state, next_state;
23 reg[31:0] counter_wait;
24 reg red_tmp, green_tmp;
25
26 // 1. Sequential Logic: State Memory
27 always @(posedge clk or negedge reset_n) begin
28     if(~reset_n)
29         current_state <= IDLE;
30     else
31         current_state <= next_state;
32 end
33
34 // 2. Sequential Logic: Wait Counter
35 always @(posedge clk or negedge reset_n) begin
36     if(~reset_n)
37         counter_wait <= 0;
38     else if(current_state == WAIT_PASSWORD)
39         counter_wait <= counter_wait + 1;
40     else
41         counter_wait <= 0;
42 end
43
44 // 3. Combinational Logic: Next State Logic
45 always @(*) begin
46     case(current_state)
47     IDLE: begin
48         if(sensor_entrance == 1) next_state = WAIT_PASSWORD;
49         else next_state = IDLE;
50     end
51     WAIT_PASSWORD: begin
52         if(counter_wait <= 3) next_state = WAIT_PASSWORD;
53         else begin
54             if((password_1 == 2'b01) && (password_2 == 2'b10))
55                 next_state = RIGHT_PASS;
56             else
57                 next_state = WRONG_PASS;
58         end
59     end
60     WRONG_PASS: begin
61         if((password_1 == 2'b01) && (password_2 == 2'b10))
62             next_state = RIGHT_PASS;
63         else
64             next_state = WRONG_PASS;
65     end
66     RIGHT_PASS: begin
67         if(sensor_entrance == 1 && sensor_exit == 1) next_state =
68 STOP;
69         else if(sensor_exit == 1) next_state = IDLE;
70         else next_state = RIGHT_PASS;
71     end
72     STOP: begin
73         if((password_1 == 2'b01) && (password_2 == 2'b10))
74             next_state = RIGHT_PASS;
75         else next_state = STOP;
76     end
77     default: next_state = IDLE;
78 endcase
79 end
80
81 // 4. Output Logic (LEDs and HEX)

```

```

80     always @(posedge clk) begin
81         case(current_state)
82             IDLE: begin
83                 green_tmp <= 1'b0; red_tmp <= 1'b0;
84                 HEX_1 <= 7'b1111111; HEX_2 <= 7'b1111111;
85             end
86             WAIT_PASSWORD: begin
87                 green_tmp <= 1'b0; red_tmp <= 1'b1;
88                 HEX_1 <= 7'b000_0110; HEX_2 <= 7'b010_1011;
89             end
90             WRONG_PASS: begin
91                 green_tmp <= 1'b0; red_tmp <= ~red_tmp;
92                 HEX_1 <= 7'b000_0110; HEX_2 <= 7'b000_0110;
93             end
94             RIGHT_PASS: begin
95                 green_tmp <= ~green_tmp; red_tmp <= 1'b0;
96                 HEX_1 <= 7'b000_0010; HEX_2 <= 7'b100_0000;
97             end
98             STOP: begin
99                 green_tmp <= 1'b0; red_tmp <= ~red_tmp;
100                 HEX_1 <= 7'b001_0010; HEX_2 <= 7'b000_1100;
101             end
102         endcase
103     end
104     assign RED_LED = red_tmp;
105     assign GREEN_LED = green_tmp;
106 endmodule

```

4.2 Testbench Module: tb_parking_system.v

```

1  `timescale 1ns / 1ps
2
3  module tb_parking_system;
4
5      // Inputs
6      reg clk;
7      reg reset_n;
8      reg sensor_entrance;
9      reg sensor_exit;
10     reg [1:0] password_1;
11     reg [1:0] password_2;
12
13     // Outputs
14     wire GREEN_LED;
15     wire RED_LED;
16     wire [6:0] HEX_1;
17     wire [6:0] HEX_2;
18
19     // Instantiate the Unit Under Test (UUT)
20     parking_system uut (
21         .clk(clk),
22         .reset_n(reset_n),
23         .sensor_entrance(sensor_entrance),
24         .sensor_exit(sensor_exit),
25         .password_1(password_1),
26         .password_2(password_2),
27         .GREEN_LED(GREEN_LED),
28         .RED_LED(RED_LED),
29         .HEX_1(HEX_1),

```

```

30     .HEX_2(HEX_2)
31 );
32
33 // Clock generation (toggles every 5ns = 100MHz clock)
34 always #5 clk = ~clk;
35
36 initial begin
37     // Initialize Inputs
38     clk = 0;
39     reset_n = 0;
40     sensor_entrance = 0;
41     sensor_exit = 0;
42     password_1 = 0;
43     password_2 = 0;
44
45     // Reset the system
46     #100;
47     reset_n = 1;
48
49     // Scenario: Car Arrives
50     #20;
51     sensor_entrance = 1;
52     #50;
53
54     // Wait for state machine to ask for password
55     // Scenario: Enter WRONG Password first
56     password_1 = 2'b00;
57     password_2 = 2'b00;
58     #50;
59
60     // Scenario: Enter CORRECT Password (01 and 10)
61     password_1 = 2'b01;
62     password_2 = 2'b10;
63     #100;
64
65     // Scenario: Car enters fully (Exit sensor triggers)
66     sensor_exit = 1;
67     sensor_entrance = 0; // car left entrance
68     #50;
69     sensor_exit = 0;      // car left exit
70
71     #100;
72     $finish;
73 end
74
75 endmodule

```

5 Simulation Results

The testbench `tb_parking_system.v` was executed to verify the state transitions.




Figure 3: **Behavioral Simulation Waveform:** The simulation verifies the following sequence: (1) System Reset, (2) Car Entrance detected, (3) Wrong Password entered (Red LED active), (4) Correct Password entered (Green LED toggles).

5.1 Testbench Analysis

As seen in Figure 3:

1. At **100ns**, reset is released.
2. At **120ns**, `sensor_entrance` goes High, triggering the password wait state.
3. At **170ns**, an incorrect password is detected.
4. At **270ns**, the correct password (`password_1 = 01`, `password_2 = 10`) is applied. The `GREEN_LED` output begins to toggle, and the `HEX` displays update to show the entry success code.

6 Conclusion

The Automated Parking System was successfully designed and simulated. The Verilog implementation correctly handles state transitions based on sensor inputs and password validation logic. The RTL and synthesis schematics confirm the hardware realization of the FSM, and the simulation waveforms validate the timing and logic correctness.