KONGU ENGINEERING COLLEGE, PERUNDURAI 638 060 CONTINUOUS ASSESSMENT TEST -2

Regulations 2020

Month and Yea	r : Oct 2023	Roll Number :				
Programme Branch Semester	: B.Tech : IT : V	Date Time	: 7.10.23 : 9.15am to 10.45am			
Course Code Course Name	: 20ITT52 : Operating systems	Duration Max. Marks	: 1 ½ Hours : : 50			

	PART - A $(10 \times 2 = 20 \text{ Marks})$	
	ANSWER ALL THE QUESTIONS	
1.	A multithreaded system consisting of multiple user-level threads mapped to one kernel thread cannot make use of the different processors in a multiprocessor system. Consequently, there is no performance benefit associated with this solution. The multithreaded solution could be faster if the multiple user-level threads are mapped to different kernel threads.	[CO2,K2]
2.	Many-to-One, One-to-One, Many-to-Many and Two level model	[CO2,K1]
3.	 Each process has critical section segment of code Process may be changing common variables, updating table, writing file, etc. When one process in critical section, no other may be in its critical section The critical-section problem is to design a protocol that the processes can use to synchronize their activity so as to cooperatively share data. Each process must ask permission to enter critical section in entry section[The section of code implementing this request], may follow critical section with exit section, then remainder section [remaining code] 	[CO3,K2]
4.	Minimum value (X) of D will possible when, P2 reads D=100, preempted. P1 executes D=D+20, D=120. P3 executes D=D+10, D=130. Now, P2 has D=100, executes, D = D-50 = 100-50 = 50. P2 writes D=50 final value. So, minimum value (X) of D is 50. Maximum value (Y) of D will possible when, P1 reads D=100, preempted. P2 reads D=100, executes, D = D-50 = 100-50 = 50. Now, P1 executes, D = D+20 = 100+20 = 120. And now, P3 reads D=120, executes D=D+10, D=130. P3 writes D=130 final value. So, maximum value (Y) of D is 130. Therefore, Y - X = 130 - 50 = 80	[CO3,K3]
5.	No memory barrier instruction x=0 memory barrier instruction x=100	[CO3,K3]
6.	Mutual exclusion but not progress	[CO3,K3]
7.	20-7 -> 13 will be in blocked state, when perform 12 V(S) operation makes 12 more process to get chance for execution from blocked state. So one process will be left in the queue (blocked state).	
8.	There is possibility for executing in any one of the 4 ways. 1. execute P2 process after P1 process 2.execute P1 process after P2 process 3. Pre-empting P1 and executing P2 processes 4. Pre-empting P2 and executing P1 processes 1. Execute P2 process after P1 process, then B = 3 2. Execute P1 process after P2 process, then B = 4 3. Pre-empting P1 and executing P2 processes B=3 4. Pre-empting P2 and executing P1 processes B=2 So, total no. of distinct values that B can possibly take after the execution is 3.	[CO3,K3]
9.	P1 P2 P3	[CO3,K3]

- Mutual exclusion locks (mutexes) can prevent data inconsistencies due to race conditions. A [CO3,K3] race condition often occurs when two or more threads need to perform operations on the same memory area, but the result of computations depends on the order in which these operations are performed. $PART - B (3 \times 10 = 30 Marks)$ ANSWER ANY THREE QUESTIONS Illustrate two fundamental models of interprocess communication. (10)[CO2,K2] 11. Processes within a system may be *independent* or *cooperating* Cooperating process can affect or be affected by other processes, including sharing data Reasons for cooperating processes: Information sharing Computation speedup Modularity Convenience Cooperating processes need interprocess communication (IPC) Two models of IPC **Shared memory** Message passing process A process A shared memory process B process B message queue m₀ m₁ m₂ m₃ ... m_n kernel (b) (a) IPC - Shared Memory An area of memory shared among the processes that wish to communicate The communication is under the control of the users processes not the operating system. Major issues is to provide mechanism that will allow the user processes to **synchronize their actions** when they access shared memory. IPC – Message Passing Processes communicate with each other without resorting to shared variables IPC facility provides two operations: send(message) -receive(*message*) The *message* size is either fixed or variable If processes P and Q wish to communicate, they need to:
 - ❖ Establish a *communication link* between them
 - Exchange messages via send/receive

Implementation issues:

- ✓ How are links established?
- ✓ Can a link be associated with more than two processes?
- ✓ How many links can there be between every pair of communicating processes?
- ✓ What is the capacity of a link?
- ✓ Is the size of a message that the link can accommodate fixed or variable?
- ✓ Is a link unidirectional or bi-directional?

12.	a. The values of Need for processes P0 thrown (1), (1, 0, 0, 2), (0, 0, 2, 0), and (0, 6, 4, 2). b. The system is in a safe state. With Availate P3 could run. Once process P3 runs, it reflexisting processes to run. c. The request can be granted immediately. One ordering of processes that can finish is F	(10)	[CO3,K3]	
13	Software Solutions	(10)	[CO3,K1]	
	Algorithm for Process P_i			
	while (true)			
	{	{		
	flag[i] = true;	flag[j] = true;		
	turn = j;	turn = i;		
	while (flag[j] && turn == j);	while (flag[i] && turn == i);		
	/* critical section */	/* critical section */		
	flag[i] = false;	flag[j] = false;		
	/*remainder section */			
	It is a humble algorithm to give chance Provable that the three CS requirem 1. Mutual exclusion is preserve satisfied 3. Bounded-waiting recommendations.			
	Semaphore S is an integer variable accessed only through two stands signal(). Semaphores were introduced by the such that , the wait() operation valued proberen, "to test"); signal() was originally called Valued Definition of the wait() operation wait(S) { while (S <= 0); // busy wait // S; } Definition of the signal() operation signal(S) { S++; }			

Hardware Instructions: The three hardware instructions that provide support for solving the critical-section problem are

- 1. Memory Barriers
- 2. Hardware instructions [Test and Set, Compare And Swap(CAS)]
- 3. Atomic variables

Memory Barriers:

- Memory model are the memory guarantees a computer architecture makes to application programs.
- Memory models may be either:
 - **Strongly ordered** where a memory modification of one processor is immediately visible to all other processors.
 - **Weakly ordered** where a memory modification of one processor may not be immediately visible to all other processors.
- A memory barrier is an instruction that forces any change in memory to be propagated (made visible) to all other processors.

Hardware instructions [Test and Set]

```
Definition of Test and set
                         boolean test_and_set (boolean *target)
locked( lock=1)
Not locked (lock=0)
                                  boolean rv = *target;
                                  *target = true;
                                  return rv:
```

```
do {
do {
                                               while (test_and_set(&lock));
   while (test_and_set(&lock));
                                                  /* do nothing */
       /* do nothing */
                                                       /* critical section */
            /* critical section */
                                   P1
                                                    lock = false:
         lock = false;
                                                  /* remainder section */
       /* remainder section */
     } while (true);
                                               } while (true);
```

```
Does it solve the critical-section problem properties?
                                                                 P3
1. Mutual exclusion is achieved
```

2. No bounded waiting

```
int compare_and_swap(int *value, int expected, int new_value)
                           int temp = *value;
locked( lock=1)
Not locked (lock=0)
                           if (*value == expected)
                              *value = new_value;
                            return temp;
```

```
P1
                                              while (true)
while (true)
while (compare_and_swap(&lock, 0, 1) != 0);
                                               while (compare_and_swap(&lock, 0, 1) != 0);
       /* do nothing */
                                                     /* do nothing */
          /* critical section */
                                                        /* critical section */
         lock = 0;
                                                        lock = 0;
      /* remainder section */
                                                     /* remainder section */
```

14	Res our ce	Ava il abl e	t= 0	t= 1	t=2	t=3	t=4	t=5	t=6	t=7	t=8	t=9	t=10	(10)	[CO3,K3]
	R1	3	3	3	1	1	0	1	1	1	2	2	3		
	R2	2	0	0	0	0	0	1	1	0	0	1	2		
	R3	3	1	0	0	0	0	0	1	2	2	3	3		
	R4	2	1	1	0	0	0	0	0	0	1	2	2		

Bloom's Taxonomy Level	Remembering (K1)	Understanding (K2)	Applying (K3)	Analysing (K4)	Evaluating (K5)	Creating (K6)
Percentage	20	20	60	-	-	-