Release 9.2i Map J.36

Xilinx Mapping Report File for Design 'tic tac toe'

Design Information

Command Line : D:\4th Semester\CS250\bin\nt\map.exe -ise D:/4th Semester/CS203

lab/Mini-Project/mini-project.ise -intstyle ise -p

xc5vlx110t-ff1136-1 -w -logic opt off -ol high -t 1 -cm area -k 6 -o

tic tac toe map.ncd tic tac toe.ngd tic tac toe.pcf

Target Device : xc5vlx110t Target Package : ff1136

Target Speed : -1

Mapper Version : virtex5 -- \$Revision: 1.36 \$
Mapped Date : Mon Mar 22 19:05:34 2021

Design Summary

_

Number of errors: 0 Number of warnings: 2 Slice Logic Utilization:

Number of Slice LUTs: 23 out of 69,120 1
Number used as logic: 23 out of 69,120 1

Number using O6 output only: 23

Slice Logic Distribution:

Number of occupied Slices: 11 out of 17,280 1%

Number of LUT Flip Flop pairs used: 23

Number with an unused Flip Flop: 23 out of 23 100%

Number with an unused LUT: 0 out of 23 0%

Number of fully used LUT-FF pairs: 0 out of 23 0%

A LUT Flip Flop pair for this architecture represents one LUT paired with one Flip Flop within a slice. A control set is a unique combination of clock, reset, set, and enable signals for a registered element. The Slice Logic Distribution report is not meaningful if the design is over-mapped for a non-slice resource or if Placement fails.

IO Utilization:

Number of bonded IOBs:

73 out of 640 11%

Specific Feature Utilization:

Total equivalent gate count for design: 161 Additional JTAG gate count for IOBs: 3,504

Peak Memory Usage: 452 MB

Total REAL time to MAP completion: 17 secs Total CPU time to MAP completion: 14 secs

Table of Contents

Section 1 - Errors

Section 2 - Warnings

Section 3 - Informational

Section 4 - Removed Logic Summary

Section 5 - Removed Logic

Section 6 - IOB Properties

Section 7 - RPMs

Section 8 - Guide Report

Section 9 - Area Group and Partition Summary

Section 10 - Modular Design Summary

Section 11 - Timing Report

Section 12 - Configuration String Information

Section 13 - Control Set Information

Section 1 - Errors

Section 2 - Warnings

WARNING:LIT:243 - Logical network N187 has no load.

WARNING:LIT:395 - The above warning message base_net_load_rule is repeated 1
more times for the following (max. 5 shown):

N188

To see the details of these warning messages, please use the -detail switch.

Section 3 - Informational

INFO:MapLib:562 - No environment variables are currently set.

INFO:LIT:244 - All of the single ended outputs in this design are using slew rate limited output drivers. The delay on speed critical single ended outputs can be dramatically reduced by designating them as fast outputs in the schematic.

INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
 0.000 to 85.000 Celsius)

INFO:Pack:1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)

INFO: Pack: 1650 - Map created a placed design.

Section 4 - Removed Logic Summary

- 2 block(s) removed
- 2 signal(s) removed

Section 5 - Removed Logic

The trimmed logic report below shows the logic removed from your design due to sourceless or loadless signals, and VCC or ground connections. If the removal of a signal or symbol results in the subsequent removal of an additional signal or symbol, the message explaining that second removal will be indented. This indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look above the place where that logic is listed in the trimming report, then locate the lines that are least indented (begin at the leftmost edge).

The signal "N187" is loadless and has been removed.

Loadless block "XST VCC" (ONE) removed.

The signal "N188" is loadless and has been removed.

Loadless block "XST_GND" (ZERO) removed.

Section 6 - IOB Properties

+	 +						
IOB Name			Туре	Direction	IO Standard	Drive	Slew Reg
(s) Resi: 	stor IOB 	 Delay	l I	I	I	Strength	Rate
+	+						
F	ı	ı	IOB	OUTPUT	LVCMOS25	12	SLOW
X1<0>	l I	l I	I IOB 	INPUT	LVCMOS25		I
X1<1>	ı		IOB	INPUT	LVCMOS25	1	I
	 	 	 IOB 	INPUT	LVCMOS25		I

X1<3>	1	IOB	INPUT	LVCMOS25	1	I
X1<4>	1	 IOB	INPUT	LVCMOS25	1	1
X1<5>	1	 IOB	INPUT	LVCMOS25	1	
X1<6>	1	 IOB	INPUT	LVCMOS25	I	I
X1<7>	1	 IOB	INPUT	LVCMOS25	T	-
X2<0>	1	 IOB	INPUT	LVCMOS25	T	1
X2<1>	1	 IOB	INPUT	LVCMOS25	T	-
X2<2>	1	 IOB	INPUT	LVCMOS25	T	1
X2<3>	1	 IOB	INPUT	LVCMOS25	T	I
X2<4>	1	 IOB	INPUT	LVCMOS25	T	
X2<5>	1	 IOB	INPUT	LVCMOS25	T	-
X2<6>	1	 IOB	INPUT	LVCMOS25	I	I
X2<7>	1	 IOB	INPUT	LVCMOS25	T	
X3<0>	1	 IOB	INPUT	LVCMOS25	T	1
X3<1>	1	 IOB	INPUT	LVCMOS25	T	1
X3<2>	1	 IOB	INPUT	LVCMOS25	T	1
X3<3>	1	 IOB	INPUT	LVCMOS25	T	1
X3<4>	1	 IOB	INPUT	LVCMOS25	T	-
X3<5>	1	 IOB	INPUT	LVCMOS25	T	1
X3<6>	1	 IOB	INPUT	LVCMOS25	T	1
X3<7>	1	 IOB	INPUT	LVCMOS25	T	1
X4<0>	1	 IOB	INPUT	LVCMOS25	T	1
X4<1>	1	 IOB	INPUT	LVCMOS25	T	1
X4<2>	1	 IOB	INPUT	LVCMOS25	T	1
X4<3>	1	 IOB	INPUT	LVCMOS25	T	1
X4<4>	1	 IOB	INPUT	LVCMOS25	T	1
X4<5>	1	 IOB	INPUT	LVCMOS25	T	-
X4<6>	1	 IOB	INPUT	LVCMOS25	T	1
X4<7>	1	 IOB	INPUT	LVCMOS25	T	
X5<0>	1	 IOB	INPUT	LVCMOS25		I
X5<1>	1	 IOB	INPUT	LVCMOS25		I
X5<2>	l .	 IOB	INPUT	LVCMOS25		I
X5<3>	I	 IOB	INPUT	LVCMOS25		I

X5<4>		IOB	INPUT	LVCMOS25	I	
X5<5>		IOB	INPUT	LVCMOS25	1	
X5<6>		IOB	INPUT	LVCMOS25	1	1
X5<7>		IOB	INPUT	LVCMOS25	I	
X6<0>		IOB	INPUT	LVCMOS25	I	1
X6<1>	1	IOB	INPUT	LVCMOS25	I	
X6<2>	1	IOB	INPUT	LVCMOS25	I	1
X6<3>	I I	IOB	INPUT	LVCMOS25	1	
X6<4>	1	IOB	INPUT	LVCMOS25	I	1
X6<5>	1	IOB	INPUT	LVCMOS25	I	
X6<6>	1	IOB	INPUT	LVCMOS25	I	1
X6<7>	1	IOB	INPUT	LVCMOS25	1	
X7<0>	1	IOB	INPUT	LVCMOS25	1	
X7<1>	1	IOB	INPUT	LVCMOS25	I	1
X7<2>	1	IOB	INPUT	LVCMOS25	I	1
X7<3>	1	IOB	INPUT	LVCMOS25	I	
X7<4>		IOB	INPUT	LVCMOS25	I	
X7<5>		IOB	INPUT	LVCMOS25		l
X7<6>		IOB	INPUT	LVCMOS25		
X7<7>		IOB	INPUT	LVCMOS25	I	l
X8<0>		IOB	INPUT	LVCMOS25	I	1
X8<1>	·	IOB	INPUT	LVCMOS25	I	
X8<2>		IOB	INPUT	LVCMOS25	I	1
X8<3>		IOB	INPUT	LVCMOS25	1	1
X8<4>	·	IOB	INPUT	LVCMOS25		l
X8<5>	·	IOB 	INPUT	LVCMOS25		
X8<6>	·	IOB	INPUT	LVCMOS25	1	1
X8<7>	·	IOB	INPUT	LVCMOS25		l
X9<0>	· I	IOB	INPUT	LVCMOS25		1
X9<1>	1	IOB	INPUT	LVCMOS25		1
X9<2>	·	IOB	INPUT	LVCMOS25		I
X9<3>	· I	IOB 	INPUT	LVCMOS25		I
'						

	X9<4>		IOB	INPUT	LVCMOS25		
	X9<5>		IOB	INPUT	LVCMOS25	I	T
	X9<6>		IOB	INPUT	LVCMOS25	I	1
	X9<7>		IOB	INPUT	LVCMOS25	I	1
+	 	 	 				

Section 7 - RPMs

Section 8 - Guide Report

Guide not run on this design.

Section 9 - Area Group and Partition Summary

Partition Implementation Status

No Partitions were found in this design.

Area Group Information

No area groups were found in this design.

Section 10 - Modular Design Summary

Modular Design not used for this design.

Section 11 - Timing Report

Section 12 - Configuration String Details

Use the "-detail" map option to print out Configuration Strings

Section 13 - Control Set Information

Use the "-detail" map option to print out Control Set Information.