

# **Design and Analysis of High swing Cascode Current Mirror**



By – Pranjal Upadhyay  
MTech-MVLSI  
SR No.- 25912

GitHub project link : [https://github.com/pranizuky-ux/High\\_swing\\_cascode\\_current\\_mirror](https://github.com/pranizuky-ux/High_swing_cascode_current_mirror)

**Node : 180 nm**  
**VDD=1.8V**

Design a high-swing current mirror using pmos transistor cells from the gpdk180 library with  $I_{ref} = 10\mu A$  and  $I_{out} = 50\mu A$ . Use  $V_{od} = 200mV$  for the mirror device  $M_1$  and  $M_2$ . Use  $V_{od} = 50mV$  for the cascode devices  $M_3$  and  $M_4$ .




Figure 2: High swing PMOS current mirror

Characterize the following:

- Perform a DC operating point simulation with  $V_{out} = VDD/2$  at room temperature. Annotate the DC operating voltages. Calculate output impedance  $R_{out}$  from the DC operating point of the devices.
- Output current vs. output voltage using a DC sweep of  $V_{out}$ . Plot  $I_{out}$  vs  $V_{out}$ . Calculate  $R_{out}$  from the  $I_{out}$  vs.  $V_{out}$  curve. Plot % error with respect to the ideal output vs.  $V_{out}$ .
- Characterize output impedance  $R_{out}$  for  $V_{out} = VDD/2$  using AC simulation. Compare with a) and b).
- Perform a temperature sweep from -50C to 150C for  $V_{out} = VDD/2$  and plot % error vs. temperature.

## Design Procedure:

$L = 50nm$  for all transistors

# For  $M_1, M_2 \rightarrow V_{od} = 200mV$

$$\Rightarrow \left(\frac{W}{L}\right)_1 = \frac{2I_{ref}}{\mu_p C_{ox} (V_{od})^2}$$

$$\Rightarrow \frac{W}{L}_1 = 8.33 \rightarrow 10 \Rightarrow W_1 = 5\mu m$$

$$W_2 = 5 \times W_1 = 25\mu m$$

# For  $M_3, M_4 \rightarrow V_{od} = 50mV$

$$\left(\frac{W}{L}\right)_3 = \frac{2I_{ref}}{\mu_p C_{ox} (V_{od})^2}$$

$$\Rightarrow (W)_3 = 66.67 \rightarrow 70\mu m$$

$$(W_4) = 5 \times W_3 = 350\mu m$$

From simulation:  
 $\mu_p C_{ox} \approx 60\mu A/V^2$   
 $|V_{thp}| \in [0.5 - 0.51]$

# Now for  $R$ :  $V_x = V_{od1} = 200mV$


$V_y$  must be  $= (V_{dsat})_1 + V_{thp} \approx 0.2 - 0.5 \approx -0.3V$

$$\Rightarrow V_x - I_{ref}R = V_y \Rightarrow R = \frac{0.5}{I_{ref}} = 0.05M\Omega = 50k\Omega$$

**Table listing Mosfet sizing and R value:**

M1	W = 5um	L = 500nm
M2	W = 25um	L = 500nm
M3	W = 70um	L = 500nm
M4	W=350um	L = 250nm
R	50kohm	-



**a)DC Analysis and Schematic:**



**$R_{out} = (1/g_{ds4}) + (1/g_{ds2}) + (g_{m4}) (1/g_{ds4})(1/g_{ds2}) = 19.6 \text{ Mohm}$**

## b) $I_{out}$ vs $V_{out}$ and $R_{out}$ inference

from graph  $R_{out}$  approximately equals 28Mohm



The simulation shows that error is within 10 percent for  $V_{out}=1.62V$

## c) AC Simulation:

Source used for ac analysis: frequency = 1kHz

$V_{rms} = 1mV$

Current obtained =  $I_{rms} = 48.6 pA$

$R_{out} = V_{rms} / I_{rms} = 100mV / 48.6 pA = 20.57Mohm$

.

# d)%absolute error vs temperature

