



DATE / /
IJTB-PRIOC A-WAGE
EE-224 8_01A G
THE BULL TO LUA!
Anushan Goel 170040043
Pranjal Jain 170070030
Vaibhan Malviya 170070057
Shreyas Goenka 170070037
THE ALMINEST
Dyining States
Opcode : 0000 / 0010
ADDIADC /ADZ/NOU/NDC/NDZ
(ALU Operations)
PC -> MEM_A TR6-8 -> RF_A,
MEM_D -> IR -> IRq-11 -> RF_A2 ->
PC -> ALU_A RF_D, ->T,
$+1 \rightarrow ALU-B$ $RF-D_2 \rightarrow T_2$
ALU_C > T3
So So
$\begin{array}{c c} T_1 \rightarrow A \cup A \\ \hline T_2 \rightarrow A \cup B \\ \hline \end{array} \rightarrow \begin{array}{c} T_3 \rightarrow KF - N_3 \\ \hline T_1 \rightarrow RF - D_3 \\ \hline \end{array}$
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
S ₂ S ₃
Opcode: 0001 (ADDI)
PC->MEM_A IRq_11->RF_A,
PC MEM_A IR PREM_A REDIDITION
P(-) ALU-A IRO-5-> SE6-16 ->
+1 -> ALU-B -> T2
PLU-C->T3
30










Note: to minimise the number of states, en some occassions, we have performed some redundant operations SE -> Signed Entender LS -> left shift CTR -> Counter from 0 to 7.

ALU. Z -> Subtraction of inputs followed by NOR of all bits in the output. Componente Used: 1) 3 Temporary progisters (T, T2, T3)
2) Instruction register (IR)
3) Instruction pointer (PC)
8) Register file of 8 16-bit registers
186) Two signed extenders (6-16 and 9-16) Counter (0 to 7 - CTR) 8) Arithematic and Logic Unit (Who ALU) 9) Memory with short word address 11) Multiplexers





WREN: IR: RF: TI: TZ: T3:

WR WR WR WR WR WR



CTR:

PC-JN: MEM-A: RFAI: RFA3: RFD3: TI-JN:
(3-1MUX) (3-1MUX) (4-1MUX) (4-1MUX)

(3-1 MUX) (3-1 MUX) (3-1 MUX) (2-1 MUX)

Carry-flag-C: sero-flag-Z:

PC: WR= S3, S5, S6, S9, S10, S13, S17, S18, S19 COR Off all

MEM: WR = \$10,515 (OR OBB all)

IR: WR = 50

RF: WR = 53, 55, 56, 59, 512, 518, 519 (OR OBB all)

T1: WR = S1,52,54,57, S11, S14

TZ: WR = S1, S4, S8, S11, S15

T3: WR=50

CTR: INITESI, ONIO/0111

