

# Quarter precision floating multiplier

Pranjal Jain

## 1 Algorithm

To get the sign of the product, we take the XOR of the sign bits of the two inputs.

From the exponent bits of the input, to get the the actual exponent of the input being represented, 3 is subtracted.

From the 16 bit representation of the product, if we want to obtain the product's exponent, we subtract 15 from the exponent bits. So to calculate the exponent bits of the product, we add the exponent bits of the inputs, and add 9 to this(since  $-3-3+15=9$ ), and add carry generated from significand multiplication.

The two significands are multiplied. If the significand is 0101 then the number to multiplied is 1.0101. If the result is obtained is 1 followed by 9 bits, the least significant 8 bits is made the the first 8 bits of the significand of the product and 2 zeros are appended to the least significant positions of the significand F of the product. However if the product of significands is 10 bits, the exponent E of the product is increased by 1, and the 9 least significant bits of the product of significands is taken to be the first 9 bits of the products significand F, followed by a 0 appended at the least significant position.

Exceptional cases of inputs:

- $+\text{inf} = 0\ 111\ 0000$
- $-\text{inf} = 1\ 111\ 0000$
- NaN (Not a number): A number with exponent 111, any sign bit, and any of the four F bits non-zero. eg.  $0\ 111\ 0010$
- $+0: 0\ 000\ 0000$  and  $-0: 1\ 000\ 0000$

I have added flags to the code which indicate whether an input is  $+-\text{inf}$ , NaN or 0.

- Any one of the inputs is NaN, output is NaN
- $+-\text{inf}$  multiplied by  $+-0$  gives NaN output
- $+-\text{inf}$  multiplied by non-zero, non-NaN value gives output  $+-\text{inf}$  depending on XOR of sign bits
- $+-0$  multiplied by non-NaN, non-inf value gives  $+0$  output

By implementing the above logic, I calculate an exception value, ie. the output when exceptional case of input arise. The exception value and normal output value are always calculated, however the output is decided on the basis of whether an exceptional input has been detected or not.

**NOTE: The circuit gives following EXCEPTION VALUES(OUTPUTS)**

- 0000000000000000 when zero should be the output(irrespective of  $+-0$ )
- 0111110000000001 when the output is NaN(any NaN number can be the output, so I selected this one)
- 0111110000000000 represents output  $+\text{inf}$
- 1111110000000000 represents output  $-\text{inf}$

**NOTE: The TRACEFILE I have made gives expected outputs according to the above convention. The TRACEFILE does NOT contain testcases for Subnormal numbers, the circuit is not designed to handle these cases. However, the circuit can handle the rest of the bonus corner cases.**

## 2 Circuit

RTL viewer in quartus gives us the following circuit.




Figure 1: Hardware Circuit




Figure 2: The functional unit




Figure 3: 2-to-1 Multiplexer




Figure 4: Full adder

### 3 Waveforms




Figure 5: Waveform for all testcases




Figure 6: Waveform for certain testcases

### 4 Success

The transcript of RTL simulation is shown below

```

# Transcript
# Status: v - Messages: v
# vcom -93 -work work (/home/pranjal0000/EE224/170070030_Assignment2/codes/add.vhdl)
# Model Technology Modelsim ALTERA vcom 10.6d compiler 2015.12 Dec 30 2015
# Start time: 06:37:18 on Apr 20, 2019
# vcom -reportprogress 300 -93 -work work (/home/pranjal0000/EE224/170070030_Assignment2/codes/add.vhdl)
# -- Loading package STDSTDIO
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Fulladder
# -- Compiling architecture Equations of Fulladder
# -- Compiling entity add0
# -- Compiling architecture Struct of add0
# -- Compiling entity add1
# -- Compiling architecture Struct of add1
# -- Compiling entity add2
# -- Compiling architecture Struct of add2
# End time: 06:37:18 on Apr 20, 2019. Elapsed time: 0:00:00
# Errors: 0. Warnings: 0
#
# vcom -93 -work work (/home/pranjal0000/EE224/170070030_Assignment2/Codes/testbench.vhdl)
# Model Technology Modelsim ALTERA vcom 10.6d compiler 2015.12 Dec 30 2015
# Start time: 06:37:18 on Apr 20, 2019
# vcom -reportprogress 300 -93 -work work (/home/pranjal0000/EE224/170070030_Assignment2/Codes/testbench.vhdl)
# -- Loading package STDSTDIO
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Testbench
# -- Compiling architecture Behave of Testbench
# End time: 06:37:18 on Apr 20, 2019. Elapsed time: 0:00:00
# Errors: 0. Warnings: 0
#
# vaim -t lps -l altera -l ipm -l sgate -l altera_mf -l altera_insim -l maxv -l rtl_work -l work -voptargets="+acc" Testbench
# vaim -t lps -l altera -l ipm -l sgate -l altera_mf -l altera_insim -l maxv -l rtl_work -l work -voptargets="+acc" Testbench
# Start time: 06:37:18 on Apr 20, 2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(behave)
# Loading work.dut(dutwrap)
# Loading work.mlt(struct)
# Loading work.fourbit_multiplier(struct)
# Loading work.mltunit(easy)
# Loading work.Multiplier2(equations)
# Loading work.add(struct)
# Loading work.Fulladder(equations)
# Loading work.add1(struct)
# Loading work.add2(struct)
#
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: SUCCESS, all tests passed.
# Time: 2621440 ns Iteration: 0 Instance: /testbench
#
# stdin: <EOF>

```

Figure 7: The transcript of the RTL

```

#
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: SUCCESS, all tests passed.
# Time: 2621440 ns Iteration: 0 Instance: /testbench
#
# stdin: <EOF>

```

Figure 8: Success of the RTL simulation