

ESD LAB Assignment 1

Q1. a) On reset what is the ARM7TDMI processor's mode of operation?

Ans: Supervisor

Q1. b) How many states are taken for the execution of an Arithmetic instruction, Load and Store instruction respectively?

Instruction	CLK State	PC State
LDR	3	8
STR	2	4
CMP	1	4
BGE	1	NA
ADD	1	4
SUB	1	4
MOVLT	1	4
STRLT	2 (if true) else 1	4
ADDLT	1	4
SUBGE	1	4

Q1. c) Are the number of states taken for completion same for BGE instruction if the branch – (1) is taken (2) not taken?
Ans: No, if branched the code take 3 extra instruction cycles to execute.


Q1. d) Measure the performance of code-1 and code-2 for the following conditions.


Assumption: The states are captured as soon as the program reaches STOP label i.e. *STOP B STOP*


Condition	Code-1 State	Code-2 State
a>b	29	29
a<b	33	30
a=b	29	29


CODE-1 Execution:

A > B













A < B












$$\mathbf{A} = \mathbf{B}$$

The screenshot shows the Keil µVision IDE interface with the following windows:

- Registers**: Shows the ARM register state. The current register values are:
 - R0: 0x00000020
 - R1: 0x00000020
 - R2: 0x00000000
 - R3: 0x00000000
 - R4: 0x00000058
 - R5: 0x40000000
 - R6: 0x00000000
 - R7: 0x00000000
 - R8: 0x00000000
 - R9: 0x00000000
 - R10: 0x00000000
 - R11: 0x00000000
 - R12: 0x00000000
 - R13 (SP): 0x00000000
 - R14 (LR): 0x0000000C
 - R15 (PC): 0x0000001C
 - CPSR: N:0 Z:1 C:1 V:0 I:1 F:1 T:0 M:0x13 SPSR: 0x00000000
- Disassembly**: Shows the assembly code for the program. The code includes instructions like BGE, LDR, CMP, STOP, SUB1, ADD, MOV, STR, BL, and MOV PC, LR. The assembly code is organized into sections: Ass_1a_ARMV4Ts, FB1, and AFT.
- Memory**: Shows memory dump windows for Memory 1 and Memory 2. The address is 0x00000000. The memory content is mostly zeros, with some non-zero values at higher addresses.









CODE-2 Execution


The screenshot shows the Keil µVision IDE interface with the following details:


- Title Bar:** D:\M.Tech\wilp.bits-pilani.ac.in\ht01011 - Documents\Keil Demo\Assignments\Ass_1b_ARMV4T\Ass_1b_ARMV4T.uvproj - µVision
- Menu Bar:** File, Edit, View, Project, Flash, Debug, Peripherals, Tools, SVCS, Window, Help
- Toolbars:** Standard toolbar with icons for Open, Save, Print, etc.
- Registers Window:** Shows the current register values for R0 through R15 and CPSR, along with their bit-level details.
- Disassembly Window:** Displays the assembly code for the file Ass_1b_ARMV4T.s. The code includes instructions like E28F4034 ADD R4, PC, #0x00000034, LDR R5, =DST; Load Address of DST[0] in R5, and B STOP; Infinite loop.
- Code Editor:** Shows the source code for Ass_1b_ARMV4T.s, which includes comments explaining the logic of incrementing SRC addresses and modifying CPSR[N].
- Memory Window:** Shows memory dump starting at address 0x00000000, displaying binary data as hex values.
- Status Bar:** Real-Time Agent: Target Reset, Simulation, t1: 0.00000000 sec, L17 C1, CAP NUM SCRLL OVR R/W, 23:03, 03-09-2022.







A < B





$$A=B$$





Q.2. Write an assembly language program (ALP) in Keil uV5 for STM-32 to find the largest integer from a collection of 10 signed integers stored in consecutive memory locations in ROM and store the result in RAM. Also take a suitable snapshot of the KEIL IDE in the debug mode to demonstrate the desired output (Register window, Memory window for RAM/ROM). Ensure that the screenshot captures system time & day. Comment your code.

```
; Controller: STM32F407IGX
; Architecture: ARMv7T
; Q.2. Write an assembly language program (ALP) in Keil uV5 for
; STM-32 to find the largest integer from a collection
; of 10 signed integers stored in consecutive memory
; locations in ROM and store the result in RAM.
; Also take a suitable snapshot of the KEIL IDE
; in the debug mode to demonstrate the desired output
; (Register window, Memory window for RAM/ROM).
; Ensure that the screenshot captures system time & day.
; Comment your code.

AREA RESET, CODE, READONLY
THUMB ; Code with THUMB 2 mode
IN DCD 0x20000100, 0x80000009 ; SP_start : 0x20000000 Offset: 0x100, RESET Vector start at 0x80000009
ENTRY
LDR R4, =SRC ; Load Source Address in R4
LDR R5, =DST ; Load Dest Address in R5
CMPL
LDR R0, [R4], #4 ; Load value at address present in R4. Post increment R4 by 4
CMP R0, R1 ; Compare the values kept at R0 and R1
MOVGE R1, R0 ; Replace value at R1 with R0 if R0 >= R1
ADD R3, R3, #1 ; Increment counter register
CMP R3, #10 ; Counter compare with max value i.e., 10
BLT CMPL ; Loop back to CMPL if R3 is less than 10
STR R1, [R5] ; Store max value in Dest Address
LOOP
B LOOP
SRC DCD 30, 40, -20, -30, 50, 40, 12, 122, 16, -333
AREA RES1, DATA, READWRITE
DST DCD 0x00
END
```

Figure 1: ASM Code




Figure 2: Code Start




Figure 3: Iteration 1




Figure 4: Iteration 3

D:\M.Tech\wilp.bits-pilani.ac.in\ht01011 - Documents\Keil Demo\Assignments\Assignment1\Ass_2_ARMv7T\Ass_2_ARMv7T.uvprojx - uVision

File Edit View Project Flash Debug Peripherals Tools SVCS Window Help

RST | D | O | O | S | S | C | C | M | M | I | I | P | P | F | F | L | L | S | S | E | E | R | R | T | T | H | H | V | V | X | X |

Registers Disassembly

Register	Value
Core	
R0	0x00000032
R1	0x00000032
R2	0x00000000
R3	0x00000004
R4	0x80000038
R5	0x20000000
R6	0x00000000
R7	0x00000000
R8	0x00000000
R9	0x00000000
R10	0x00000000
R11	0x00000000
R12	0x00000000
R13 (SP)	0x20000100
R14 (LR)	0xFFFFFFF
R15 (PC)	0x80000016
xPSR	0x21000000
N	0
Z	0
C	1
V	0
Q	0
GE	0x0
T	1
IT	Disabled
ISR	0
Banked	
System	
Internal	
Mode	Thread
Privilege	Pivileged
Stack	MSP
States	49
Sec	0.00000408
FPU	

Disassembly | Event Statistics | Asz_2_ARMv7T.s

```

23: ADD R3,R3,#1          ; Increment counter register
 0x80000016 F1030301 ADD    r3,r3,#0x01
24: CMP R3, #10           ; Counter compare with max value i.e., 10
 0x8000001A 2B0A CMP    r3,#0xA
25: BTT CMPL              ; Loop back to CMPL if R3 is less than 10

11 ; Comment your code.
12
13 AREA RESET, CODE, READONLY
14 THUMB
15 IN DCD 0x20000100, 0x80000009 ; SP_start : 0x20000000 Offset: 0x100, RESET Vector start at 0x80000009
16 ENTRY
17 LDR R4, =SRC            ; Load Source Address in R4
18 LDR R5, =DST            ; Load Dest Address in R5
19 CMPL
20 LDR R0, [R4],#4          ; Load value at address present in R4. Post increment R4 by 4
21 CMP R0,R1               ; Compare the values kept at R0 and R1
22 MOVGE R1,R0              ; Replace value at R1 with R0 if R0 >= R1
23 ADD R3,R3,#1             ; Increment counter register
24 CMP R3, #10              ; Counter compare with max value i.e., 10
25 BLT CMPL                ; Loop back to CMPL if R3 is less than 10
26 STR R1, [R5]             ; Store max value in Dest Address
27 LOOP
28 B LOOP
29 SRC DCD 30, 40, -20, -30, 50, 40, 12, 122, 16, -333
30 AREA RES1, DATA, READWRITE
31 DST DCD 0x00
32 END

```

Command

```

Running with Code Size Limit: 32K
Load "D:\\M.Tech\\wilp.bits-pilani.ac.in\\ht01011 - Documents\\Keil Demo\\Assignments\\Assignment1\\Ass_2_ARMv7T\\Obj\\BS \\Ass_2_ARMv7T\\Ass_2_ARMv7T.s", 1
>
ASSIGN BreakDisable BreakEnable BreakKill BreakList BreakAccess COVERAGE COVTOFILE DEFINE DIR Display Enter Call Stack + Locals Memory 1 Memory 2 Simulation t1: 0.00000408 sec L:23 C:1 CAP NUM SCR L/R: 04-09-2022 15:09
Cloudy 85°F

```

Memory 1

Address: 0x80000000

```

0x80000000: 00 01 00 20 09 00 00 80 10 4C 11 4D 54 F8 04 0B 88 42 A8 BF 01 46 03 F1 01 03 0A 2B F6 DB 29 60 FE E7
0x80000022: 00 00 1E 00 00 00 28 00 00 00 EC FF FF FF E2 FF FF FF 32 00 00 28 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
0x80000044: 10 00 00 00 B3 FE FF FF 24 00 00 80 00 00 00 20 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
0x80000066: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
0x80000088: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
0x800000AA: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
0x800000CC: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
0x800000E8: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
0x80000110: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

```

Figure 5: Iteration 5




Figure 6: Iteration 8




Figure 7: Iteration 10




Figure 8: Code Completion

The code took 104 states to complete its execution.