


EMBEDDED SYSTEMS

2/1/2019


Embedded Systems

Combination of microcontroller/microprocessor which has been embedded to a larger system (physical world things).



- > sphere of control.
- i/p → from sensors, controllers.
- o/p → Basically actuates something.

Eg:- Washing Machine, Automated Cars, Rockets, Mobile phones.



Provides controlled system to automate things.

→ Embedded Systems = Cyber physical System = IoT

Textbook Intro to Arm Cortex-M Microcontrollers (2012)

General Purpose System

- Intel Pentium etc..
- Multipurpose / Multitasking.

Embedded System

- Single purpose.
- Tightly constrained.
 - low cost
 - low power
 - portable
 - Sometime Real time.

Microcontroller → Everything embedded inside the same chip.
(RAM, ROM etc..)
limited mem capabilities.

- Microprocessor - Only processing element is there, rest are kept outside

↳ Better than microcontroller.

→ Real Time System Embedded System

↳ Hard RTS. (Conveyer belt etc.)
Soft RTS (Camera)

Stringent time is
not required.

RTS
No RTS.

Can be programmed to occur to
happen at a particular time.
• RTC is not possible in ES.

→ ES eg - Camera.
Single functioned.

→ Reactive vs Transportation → Image Processing Segmentation
(Processing)

↓
Reacts to event.


(Shutter close & open etc.)

Processor

- General Purpose Processor GPP
(Mobile, computers.. processor)
- Application Specific Instruction Processor.
(Microwave, Washi.M.)
- Application Specific IC. (ASIC)
"Not programmable."

① Differs in fetch
decade, execute cycle
② ASIC can only do

Architecture of Processor



IR → Instruction Register

Memory.

Von - Neumann Single bus Progr. Mem, Data mem. etc..

Hard-wired Multiple busses possible, Pipelining possible

4/1/19


• Soft RTS → Weather Forecasting

• Clock drift in RTS. - Problem

```
temp = 0;  
for i = 1:k  
do  
    temp = temp + data[k];  
end do
```

Data Path =

Instruction Set Arch. (Simple)



① In GPP → Extensive

→ 1 Set Complex

→ Multitasking is possible.

• In ES, it is customized, no multitasking.

② Single Purpose, No program memory.

↳ Fulfilled by H/W. No logic involved later.

ADC ICs.

SoCs.

Architecture

Von - Neumann

- Single memory to be shared by both code & data.
- No pipelining is possible
- Higher speed, less time consuming
- Separate clock cycles for fetch... fetch decode execute

Harvard

- Sep. memories for code & data.
- Pipelining is possible.
- Slower speed, More time consuming.



How Processor Differ from each other

- ISA, Instruction Set Architecture.


CISC

- Larger set of instructions.
Easy to program
- Simpler design of compiler, considering larger set of instr.
- Many addressing modes causing complex instr. formats.
- Instruction length is variable.
- Higher clock cycle per sec.
- Pipelining is not possible

RISC

- Smaller
Difficult.
- Complex design for compiler.
- Few addressing modes,

Microprocessor Architecture



Addressing by microprocessor.

Oscillator → Provides sequential clock.

How do we select Microprocessor?

AC Compressor.

Control unit

Temperature Sensor.

- Familiarity
- Speed
- Cost
- Power
- Size

new mc. exists in market


- Arduino - 16 MHz.

- TMC,? ARM - 50 MHz.


ASIP → Embedded Systems.

Microcontroller.

- Special circuitry, ports will be there



PWM → Pulse Width Modulation



→ If actuator works on Analog and if it is Digital

↳ Servo Motors.


DC Motors etc..

DLC, Stepper

Vibration Motor.

→ Watch Dog Timer

Only present in microcontroller.




- * event based timer.
- * Not only for timing
- Used for diff. sensor, I/Os as well

→ DSP Digital Signal Processor.

- Discrete Fourier Transform DFT. → Radar/Satellite
- Fast Fourier Transform FFT. → Communications.
- Specialized processors for multiplication.
- Multiple Accumulate Instruction.

Element of Embedded System



Microcontroller

EPROM resides




inside MC.

Inside Flashdrive.
Outside HDD.

RAM → 4 MB

Code Mem, Cache
bit mem.

Rom.



Motors

Sensors → SPI Serial peripheral Interface


Digital

Analog

What

How it works

what it will give u.



GPP vs. App Microcontroller $A \rightarrow D$ converter exist
 DSP But no $D \rightarrow A$ converted

→ DSP → A/D and D/A both are present

Digital Signal




• TMC, → by default, ports are off.

Registers to be used to activate → Clock Gating.
 (Save power.) Register.

Analog I/P Port

Attached with analog sensors.

- Sampling rate
- Resolution.



Generally analog → Volt (v).

$A \rightarrow D$, Quality

Resolution

Bit of ADC.

$$2^{10} = 10$$

• Sampling Rate = $2 \times f_{\text{max}}$.

• Resolution = $2^{10} = 1024$, for arduino.

$$= \frac{5}{1024} = 4.8 \text{ mV}$$

Smallest measurable unit →

A/D Sampling rate → Signal recovery.
 Accuracy.

$2 \times \text{frequency max}$
 Nyquist Criterion


ADC bits ↑

More division possible



Accuracy ↑

Pulse Width Modulation (PWM)

→ PWM is defined in terms of its period & its duty cycle.



$$\text{Duty Cycle: } \Delta = \frac{\text{ton}}{\text{T}} \times 100\% \quad (\%)$$



Analog O/P

- PWM is used to simulate the analog o/p.
- PWM is used to control the speed of DC Motors.

$$\text{Output Voltage} = \frac{\text{Pulse on time}}{\text{Total period}} * 5 \text{ V}$$

$$* \frac{75}{100} \times 5 = 3.8$$

for 75% Duty cycle.




- Speed of Motor
- Brightness of LED

SP

Serial Peripheral Interface

- Another way of digital input & output is through SPI sensors device.



Serial Clk = Serial Clk.
MOSI → Master output
slave input

MISO = Master input
Slave output
SS / SS → Slave Selection

SS low \rightarrow Transition happens.




• WiFi Sensors Module

• Bluetooth Module.

Serial Comm

• Arduino \leftrightarrow Laptop



'a' = $\begin{matrix} \text{high} \\ 01000100 \\ \text{dw} \end{matrix}$


Initially, High.

Serial
Parallel.

Depends on SPI, COM1.

Synchronization.

Synchronized Transmission



Detects \rightarrow Using Count.

Here 8 bits.

9/1/2019

Embedded System Design - Using ARM Processor

ARM Processor
32 bit & 64 bit

ARM Cortex A (App. Specific)

ARM Cortex R (Real-Time APP)

ARM Cortex M (General Purpose Microcontroller)

ARM - RISC Architecture.

Arch $\begin{cases} \text{RISC} \\ \text{CISC} \end{cases}$

RISC
Compiler

Processor
(Simple)

CISC
Compiler

Processor
Greater Complexity.

High Code Density
Fast Speed

Thumb 16
ARM 32

Low cost and high form factor (Die area).

Debugger Technology (JTAG)

ARM Design Philosophy

High Code Density.

Low Price & small form factor.

Debug technology - JTAG

Advanced RISC mc not pure RISC

→ some will take more cycles.

ARM = Load Store Architecture

Small # instruction classes.


- Instruction → Instructions are simple & even led in single cycle.
- Pipeline → Parallel execution
 - Fetch
 - Decode
 - Execute
- Register → memory, General Purpose register.
- Load/Store Arch. → not Pure RISC Arch.

10 Instruction — Variable Cycle Execution For certain instruction

Load/Store - Multiple

- Inline Barrel Shifter.
- Thumb Instruction - 16 bit (High Code density)
- Conditional Execution.
(Add if Carry/Overflow/Zero)
- Enhanced Instruction (→ faster execution.)

Microcontrollers



AMBA architecture: (on chip bus architecture)

↳ Advanced Microcontroller Bus Architecture.


↳ 1996.


↳ APB (Advance Peripheral Bus)

vs AHB (Advanced High Performance Bus)

→ PCI controller
external bus architecture → Graphic Card
 Wifocard

ARM Memory Design





Add
Jml { \equiv CPU } \equiv Data line

Instruction size



ARM : 32 bit

Data width

ARM : 32 bit

Memory Size: 16 bit (2 byte)

Instruction size	8-bit Mem	16 bit mem	32 bit mem
ARM 32 bit	4 cycle.	2 cycle	1 cycle
Thumb 16 bit	2 cycle	1 cycle	1 cycle



- Sign extender: 16 bit \rightarrow 32 bit
- Barrel shifter: Allows logical ops. &&, ||, <<, >>
- Registers Bank: 18 registers inside the ARM microprocessor that is visible to a programmer.

80
81
82
83
84
85
GPR / Orthogonal Registers


All 18 set of registers

Special fn
Registers

813
814
815
SP (stack ptr)
LR (link register)
PC (Pgm cr)

CPSR - Current pgm status register
SPSR - Saved pgm status register

What is mode?



Abort mode - Invalid mem Access.

Supervised - After reset (kernel).


System - Read/Write/ Execute

Undefined - Invalid instr. which processor can't decode

Interrupt - Interrupt reqst.

Fast

User & System Mode



Total 37 register.


When interrupt happens, interrupt handler

JUMP SP → saved the info from r0-r12
S SPSR - Processor status.




Reverse. → CPSR

Program Status Register



conditional execution



N - Negative

Z - Zero

C - Carry

V - Overflow

F - Fast Interrupt


I - Interrupt Request

T - ARM/Thumb mode

25/1/19

Pipelining Architecture of ARM Microcontroller

ARM 7




ADD - 3

SUB - 3

CMP - 3

9 Cycle.

ARM 10



ARM 9

Fetch → Decode → Execute → Mem → Write.

Instruction set of ARM microcontroller

- Data processing instrn
- Load/Store instrn
- Pgm status register instrn
- Software interrupt instrn

- loading constant instr
- branch instrs
- conditional execution instr.

① Data processing instr

mov {S}


{0-31}
int const

R0=5
R1=7

Syntax

<instr> <cond> <S> <Rd> <N>
 memlocs optional destination register

mov R0 R1,
R0=7
R1=7



Barrel shifter preprocessing command

- LSL (logical shift left)
- LSR (logical shift right)
- ASR (Arithmetic Shift Register)
- ROR (Rotate Right)
- RRX (Rotate right extended)

mov R5 R7 LSL#1
 $\begin{array}{r} 00000111 \\ \downarrow 11111100 \\ 000011110 \end{array}$
 \downarrow
 R5=14 R7=7

CPSR - NZCVI FT \rightarrow user mode

C1 Z1 = 1

Cn - Add if carry occur


R7 = 0000 0000
 R5 = 1000 1000

mov R7 R5 LSL #1
 $\begin{array}{r} 10001000 \\ \downarrow 00001000 \\ 00001000 \end{array}$

Sub R7 R5
 Add if zero flag R5 high

Sub R7 R5
 Add if zero flag R5 high

28/1/19
Data processing & Conditional instruction can only update the flag of program status registers, only if 's' suffix is written with instruction.



Syntax

Thumb $\langle \text{instruction} \rangle \langle s \rangle \langle \text{Rd} \rangle \langle N \rangle$ (16 bit) 2GA

ADD EAX

ARM $\langle \text{instruction} \rangle \langle \text{cond} \rangle \langle s \rangle \langle \text{Rd} \rangle \langle N \rangle$ (32 bit) 0GA

ADD EQ

- ARM instruction takes larger space. So using Thumb instruction increases code density. More #instructions.

Q) while ($a \neq b$)

{ if ($a > b$)

$a = a - b$;

else

$b = b - a$;

}

GCD. (Greatest Common Divisor)

Thumb (16 bit)

gcd

CMP r_0, r_1 ;
 BEQ complete;
 BLT lessthan;
 SUB r_1, r_1, r_0 ;
 B gcd;

lessthan

SUB r_0, r_0, r_1 ;
 B gcd;

complete

r_0, r_1 ;

$7 \times 2 \text{ byte}$
 $= 14 \text{ bytes}$

gcd.

$4 \times 4 \text{ byte}$
 $= 16 \text{ bytes}$

CMP r_0, r_1 ;
 SUMGT r_0, r_0, r_1 ;
 SUMLT r_1, r_1, r_0 ;
 BNE gcd;
 r_0, r_1 ✓

Arithmetic Instructions

<instruction> <cond> <s> <Rd> <Rn> <Rm>

destination register.

Source Register.

ADC (Add with Carry)

ADC R_d, R_n, N ; $\Rightarrow R_d = R_n + N + \text{Carry}$.

ADD R_d, R_n, N ; $\Rightarrow R_d = R_n + N$

SUB R_d, R_n, N ; $\Rightarrow R_d = R_n - N$

RSB R_d, R_n, N ; $\Rightarrow R_d = N - R_n$

RSC R_d, R_n, N ; $\Rightarrow R_d = N - R_n - !(\text{carry flag})$

SBC R_d, R_n, N ; $\Rightarrow R_d = R_n - N - !(\text{carry flag})$

$$N_b = 0x 0000 0001;$$

$$\text{SUB } r_0, r_0, \#1; \quad r_0 = r_0 - 1$$

$$r_1 = r_0 - 1$$

$$0x 0000 0001$$

$$0x 1111 1110, +$$

$$0x 1111 1111$$

SUBS → updates C & Z.

Logical Instruction

↳ SPSR.

AND Rd, Rn, N ; \Rightarrow Rd = Rn & N


ORR Rd, Rn, N ; \Rightarrow Rd = Rn | N

EOR Rd, Rn, N ; \Rightarrow Rd = Rn ^ N

BIC → B, H clear

Rd Rn N \Rightarrow Rd = Rn & (N^N)

PWM - Motor.



4 categories
of sensors.

SUBS → updates C & Z.

Logical Instruction

↳ SPSR


AND Rd, Rn, N; \Rightarrow Rd = Rn & N

ORR Rd, Rn, N; \Rightarrow Rd = Rn | N

EOR Rd, Rn, N; \Rightarrow Rd = Rn ^ N

BIC → Bit Clear

Rd Rn N \Rightarrow Rd = Rn & (\sim N)



COMPARISON INSTRUCTION

CMP → Comparison

CMPN → Comparison negated.

CMN → Comparison negated.

TEQ → Test the Content of two 32 bit register value.

TST → Test the bit of 32-bit value.

Syntax

<instruction> <cond> <Rn> <Rm>
↳ even if can automatically update the flag
of program status register

Attribut { CMP r0, r1; \Rightarrow r0 - r1 } update flag

TEQ r0, r1; $r_0 \wedge r_1$

TST r0, r1; $r_0 \wedge r_1$

CMN r0, r1; $(r_0 + r_1)$

update flag.

CPSR

[N|Z|C|V]

Multiply Instruction in ARM Microcontroller

(convolution, used in DSP.)

Syntax

MLA {cond} {S} Rn, Rm, RS, N \Rightarrow

MUL {cond} {S} Rd, Rn, Rm; $Rn = (Rm * Rs) + N$

$$Rd = (Rn * Rm)$$

Signed & Unsigned

SMLAL (Signed Multiply Accumulate Long)

SMULL

UMLAL

UMULL

$R_0 = 32\text{ bit}$

$R_1 = 32\text{ bit}$

$R_2 = 64\text{ bit}$

UMULL Rd, R0, R1, N

$$[Rd, R0] = (R1 * N)$$

higher
bit 32bit

Branch Instruction in ARM Microcontroller

B {cond} Label

\rightarrow B forward \Rightarrow

BL {cond} Label

ADD R0, R1, #2;

BX {cond} Label

ADD R2, R3, #4;

BLX {cond} Label Rm.

Forward.

SUB R0, R1, #1;

BX

backward

ADD R4, R5, #2;

BLX

SUB R6, R7, #4;

ARM mode


B backward

Thumb mode

ARM mode

1/2/2019

Load / store Instruction in ARM microcontroller



Syntax

Block of Mem Access.

4 byte.
word aligned.

LDR {cond} S8|B|H|W|T|, Rn, Addressing mode.

STR {cond} B|H|, Rn, Addressing mode.

Addressing Mode (for single register of data)

i) Pre index with write back.


ii) Pre index

iii) Post index

Single register LDR / STR instruction


LDR, STR

4 bytes at time
32 bits.



0x00080010.

LDRB, STRB




one word.

B → 8 bit
H → Half Word.

LDRH, STRH

2 bytes



(16, bit)

W → Word
(32 bit)


LDRSB, STRH

signed 8 bit memtrans

LDRSH

↳ Both not available for

STR



(Big Endian)
~~Little Endian~~



Indexing Mode:

Data

Base Address

Example

Preindex with WB mode. {Base Address
+ Offset}

Base address
to offset

LDR R₀[R₁, #4]

Preindex

[Base Address
+ Offset]

No
change

LDR R₀[R₁, #4]

Post index

[Base]

Base Address
+ offset.

LDR R₀[R₁], #4

Multiple Register Transfer load / store Instruction

LDM

STM

Syntax:

<LDM|STM> {condition} {Addressing mode} Rn{!} <Registers>

- IA Increment after
- IB Decrement before
- DA

	Start Address	End Address	N-Block of Mem Access.
IA	Rn	Rn + N * 4 - 4	
IB	Rn + 4	Rn + N * 4	
DA	Rn - N * 4 + 4	Rn	
DB	Rn - N * 4	Rn - 4	

$$\sigma_0 = 0x0008\ 0010$$


$$\sigma_1 = 0x0000\ 0000$$

$$\sigma_2 = 0x0000\ 0000$$

$$\sigma_3 = 0x0000\ 0000$$

Pointing to Base Address of mem.

LDMIA R0 { } [σ₁ - σ₃]



~~IA~~ $\sigma_1 = (\sigma_0)$

Data: $0x0008\ 0010$

$\leftarrow 0x01$

~~IB~~

$\sigma_1 = (\sigma_0 + 4)$

$0x02$

$\sigma_2 = (\sigma_0 + 8)$ $\leftarrow 0x02$

$\sigma_2 = (\sigma_0 + 8)$

$0x03$

$\sigma_3 = (\sigma_0 + 12)$ $\leftarrow 0x03$

$\sigma_3 = (\sigma_0 + 12)$

$0x04$

MUL

(32 bit \times 32 bit \rightarrow 64 bit) \rightarrow stored in register

STMWB σ₁ { } [σ₃ - σ₆]

Rn $\sigma_3 = 0x0001\ 0001$

$\sigma_4 = 0x0010\ 0100$

$\sigma_5 = 0x0100\ 0110$

$\sigma_6 = 0x1000\ 1000$

4/1/2019

Stack Operations in Microcontroller

(Part of
Memory)
RAM

Load/Store Multiple, instructions is used to implement stack operations.

stack operations.

push → Store data in memory/stack STM? {

pop → Get the data from memory/stack. LDM? }

STMFB sp?!<r1, r2>



Full dependency


$$r1 = 0x0000\ 0002$$

$$r2 = 0x0000\ 0\ 001$$

$$SP = 0x0008\ 0014$$

~~Stack on Memory~~

Addressing mode.



SP points

LDM|STM → 4 bytes

LDM/


STM, FD (Full ~~descending~~)

FA (Full Ascending)

ED (Empty Descending)

EA (Empty Ascending)

STMED sp?!<r1, r2>



~~ATPCS~~

How the Stack can be utilized

ATPCS

→ ARM - THUMB Procedure Call Standard.

① When Processor change the state.

② Interrupt Occurs.



③ Function Call

④ Process Save Current Program Status



Big Endian vs Little Endian

→ Memory alignment.

Diff → Time to access is



Little Endian → LSB → stored at least address.




Q) $a = 32\ 15\ 70\ 90$ b = 15 70 90;

Q) for Big endian, we have to shift 32 to R¹⁶ C

But for little endian it is easy to store.

Motorola, Intel, ARM.

ARM follows both.



Exception And Interrupt Handling

① Exception Handling (Types of Exception)

② Interrupt Handling (IRQ, FIQ)

③ Interrupt Handling Systems.


① Error

② Interrupt

③ Undefined operation

Performance of Microcontroller

depends on good Exception Handler.



5/2/19

Exceptions

Address

Data Abort	0x0000 0000
Prefetch Abort	04
S/W Interrupt	08
Fast Interrupt Rx	0C
Interrupt Request	16
Uncalimed intrs	20
Reset	24



Exception table.

(Common in every microcontroller, like ARM.)

Basic task: initialize each & every register to its previous value.

void data Abort Exception Hdlr

```
{
}
```




→ When an int Exception occurs, process does these steps.

① Save CPSR → SPSR of exception mode.

② Save PC → LR of exception mode.


③ Set CPSR register with exception mode, an exception

(iii) Set PC assigned with vector address.




Enters into one of these, when an exception occurs

Reset



CPSR



Exception Handle based on Priority level.

Exception

Reset → 1

Data abort → 2

FIQ → 3

IRQ → 4

Prefetch → 5

S/W Interrupt → 6

UndefinedIns → 6

Implemented by programmer.

Both won't occur at same time.
orthogonal.

Reset

clears registers etc.. when PGM is in me, if you want to

upload another pgm.

Data Abort

Access Data out of memory

F1Q/
IRQ Sensors / Peripherals.


Prefetch → Transition from one state to another state
Pipeline states/stages

- When multiple exception occurs, handled according to priority level.

→ Abusing → stack ptr.

8/2/2019

Memory Map of TM4C123GH Microcontroller



Internal peripherals

Peripherals → Timer etc.

→ TM4C123 provide buses to communicate these.

banks of memory.

I code Bus → Fetch the operands from ROM

Decode Bus → Read the constant data from ROM

System Bus → Read/Write Variables, I/O Devices, Fetch the operand from RAM

PPB (Private Peripheral Bus)

⇒ Read/Write internal I/O Peripheral.

NVIC

Nested Vector

Interrupt Control

AHB (Advanced High Performance Bus)

⇒ Read/Write External I/O Parallel pins.

TM4C Ports

① UART - Universal Asynchronous Receiver/Transmitter

ADC - Analog to Digital Converter

ADC → Two analog signal comparators.

I²C → Inter-integrated circuit.

SSI → Synchronous Serial Interface.

QE1 → Quadratic Encode Interface

PWM → Pulse Width Modulation.

Ethernet → High Speed NW Interface.

CAN → Central Area NW.

Timer → Period Interrupt Central (NVIC)

USB → Universal Serial Bus

Port Function

- ① UART → Useful for communication b/w computer.
(Asynchronous mode of communication allow receive/transmit simultaneously)
- ② ADC → Analog Sensor interfacing to compare the Amplitude of the signal and convert into signed/digital.
- ③ ADC Comparators → It compare the Analog sensor and whichever is having greater amplitude, convert into digital.
- ④ I²C → Interface with low speed sensors.
(Also used for attaching many sensors).

SPI → 2 microcontrollers, using SPI or SPI sensor
It is also known as SPI, Serial Peripheral Interface. (Medium Speed Sensor)

QEI → useful for attaching BLDC Motor.

PWM → Used to apply the variable power supply at PWM ports also used to control speed of the motor (Simulate DAC).

CAN → Used in Automobile Control System

Ethernet → Bridge the internet using the port.

USB → Interface with your Computer for Serial Communication.

Timer → To generate periodic interrupt.

Types Of Ways to Manipulate the Register Bits

OR to set

[x|x|x|x|t|x|x]

GPIO_Data_PORT F

OR → |

[0|0|0|0|1|0|0|0]

b₀ = b

[x|x|x|x|1|1|x|x] → 0x08.

b₁ = b.

GPIO_Data_Port F | 0x08

AND To Clear

[x|x|x|x|x|x|t|x]

add b

& & &

[1|1|1|1|1|1|0|1]

0xFD = ~0x02

Mask

[GPIO_Port Port F = GPIO_Data_Port F & ~0x02]


Dynamical
Motor,
Stepper
Motor

11/2/2019

IAR, Workbench for ARM Microcontroller

↳ Register changes are visible.


GPIO Port



7 steps for Port Initialization

① System clock required to access mem for a clock.

Base + offset → Port Address: $0x400FE608 \rightarrow$ Port f. in clock.



$0x400FE608 \rightarrow (0x0000\ 0000\ 0000\ 0000)$

\downarrow

$0x0000\ 0020$

PF

Activation

Turns mem on. Ports are deactivated.


To save Power, Ports are deactivated.

When we want to use, we can activate & use.

Port F. $0x40025000 + 0x51C$

Base.

↓ Dir Reg.




GPIO DATA


→ Read/write ops performed on GPIO Data.

Aligned with mem lines

Here we can select ~~set~~ bit by bit.



Port F



Port F base add = 0x40025000

GPIO offset 0x524

int main()

{
 (0x400F E608.)


* (unsigned int * (0x400F E608)) → gives content
→ clock Gate Register

Clock Gate * (unsigned int * (0x400F E608)) = 0x20;

DIR * (unsigned int * (0x40025400)) = 0xOE;

Digital Fn * (unsigned int * (0x400253FC)) = 0xOE;

Data * (unsigned int * (0x40025000)) = 0x02; //blink led.





Local variable → Register Port Allocation

Global Variable → RAM

12/2/18

GPIOF : Reserve 4|3|2|1|0



7th bit = 0x40025200

ARM

256 32 I/O.

Port F 0x40025000.

For all bits. → 0x400253FC

0 → represents,

All addresses in
unsigned, ARM mem are
unsigned.

* PF4 is not locked.

Blue LED.

int main()

lock 0x40025520 = 0x4C4F434B.

int main() { int stat = 0; }

* (unsigned int *) 0x400FE608 = 0x20U;

25400 = 0xDEU

2551C = 0x1FU;

25524 = 0xFF;

25510 = 0x10;

|: for switch 0

)

18/2/19

GPIO → Internal Peripheral

↳ General-Purpose Timer Module (GPTM)


• GPT Module is one timing resource other Sys tick & PWMs in PWR

NMI → Non masking interrupt - SW Int.

↳ 2nd highest prio.

Analog I/O

22/2




Amplitude
Amplitude Range.

Time Quantization

Time Period.


12bit : 4096 → Time.

$$= \frac{3.3}{4096} = 0.8 \text{ mV}$$



$V_{DAC} > V_m \rightarrow$ bit set to be low.

$V_{DAC} < V_m \rightarrow$ bit set to be high.



ADC Interrupt handles pos = 51.

Set to that