



2/01/2019

# Embedded Systems



Embedded System Varieties. — called as Cyber physical Systems

↓  
IOT (Embedded sys with communication abilities)  
(Internet is the medium)

Book

Intro to Arm Cortex-M Microcontrollers

3<sup>rd</sup> Ed.

By Jonathan W. Valvano

Vol - 1

General purpose System

Eg:- Intel processor  
(microprocessor)

i) Multipurpose

a) Designer can decide  
no. of I/O port &  
memory

- Costlier
- Heavy
- Power inefficient

Embedded Sys

Eg:- Specific to some  
appln.

i) Single purpose

b) Tightly constrained

- Low cost
- Low power
- Portable

Real time Sys

→ Hard RTS  
(Stringent time  
constraint)

→ Soft RTS  
(Stringent time  
constraint is not  
required)

Embedded Sys

→ RTS

(Stringent time  
constraint)


→ Not RTS  
(Stringent time  
constraint is not  
required)

# Reactive Sys. vs Transportation Sys.

→ React to event → Image Processing



## Processor



Application specific IC (ASIC)  
(ASIC)

e.g.: IC for video in TV  
,, audio in TV


→ Von-Neumann Arch & Harvard Arch  
Pipelining mech ↓  
not possible

4/01/2019

```

temp = 0 ;
for i=1: k
do
    temp = temp
        + data[i];
end do.

```




Data path

- Control = FSM path

Hardware based

microproc  
program



Multi tasking opera<sup>ns</sup> can be done in GPP.

GPP ①

ALU - Complex

App<sup>n</sup> specific  
instruc<sup>n</sup> processor ②


ALU - Simple

① & ② have program mem.


③ Doesn't have program memory

RISC  $\Rightarrow$  "

Von Neumann



Harvard Architecture




Pipelining

ISA  
CISC  
RISC

Oscillators - generates sequential clock.


$\rightarrow$  DSP  $\rightarrow$   
(Digital signal processing)

# Make a Documentation



last date  
Jan 31<sup>st</sup>

Also learn about diff types  
of motors




→ In a microcontroller, there is A/D converter but not D/A ".

→ In DSP microprocessor, there is A/D as well as D/A converter

While using Deva C microcontroller board,  
do these following:

- 1) Activate clockgating resistors
- 2) Set up direction (I/O or O/P)
- 3) Initialize port memory

### Analog Sensor



- Info is lost in conversion
- Sampling rate defines accuracy of conversion
- Sampling rate  $\leq 2 \times$  max frequency

Resolution: tells how you define 0 to 5V at what resolution.



$$\text{resolution} = 2^{10} = 1024$$

$$\text{Smallest measurable voltage} = \frac{5}{1024} = 4.8 \text{ mV}$$

- Sampling rate depends on ADC bit

## Pulse width Modulation (PWM)

Digital representation of Signals



After On further  
reducing  $T_{on}$   
time.

With this we can connect LED directly without a resistor in series.

Output voltage = Pulse on time / total period.  
$$(\text{on + off time}) * 5V$$

$$= \frac{75}{100} \times 5V = 3.75V \quad \text{at PWM pins}$$

$$= \frac{25}{100} \times 5V = 1.5V$$

→ With the help of this process, we can control the speed of the motor, brightness of LEDs etc. . .

→ MC communicates with SPI port using master slave operation

sclk = serial clock

MOSI = Master output slave input

MISO = Master input slave output


CS = Slave select

chip select → CS = Slave select  
when CS line is low, then only communication takes place.

Examples of SPI sensors :-


Wifi module, Zigbee module, Bluetooth module.

Purpose of Serial Communication :-



TTL - Transistor  
transistor logic.

In serial communication, initially TTL is high



N At RX side, serial o/p is converted to parallel o/p by logic.

9/01/2019

## Embedded System Design using ARM

32 bit & 64 bit

Arm Cortex A (App<sup>n</sup> specific)  
Arm Cortex R (Real time app<sup>n</sup>)  
Arm Cortex M (General purpose micro controller)

right now, we are using this. This is embedded in tivaC board

Inside Microcontroller, RISC architecture is used.


↓  
(Reduced Instruction set computer)

CISC

↓  
Complex Instruction set computer

RISC

- Simple
- Executed in single cycle.



& types of instruction in ARM

① Thumb instruction. 16 bit

② ARM instruction. 32 bit

ARM microcontroller  
→ low cost & high form factor (Die area)

→ Nanowatt microcontroller.  
→ On board debugger is present in it. (JTAG)

Allows developer  
to see what's  
happening inside  
the HC.

→ It is Adv RISC M/C.

ARM

Adv RISC m/c

extra features

Instruction

Pipeline → can achieve 11nm.

Registers → Has many general purpose regis.


Load & store archi.

↓  
load from mem.

→ perform opns.

→ Store the result.

Small no. of instruc' classes  
Instruc'ns are very simple & exec.  
in single cycle



ARM is not a pure RISC archi

⇒ variable cycle execution for certain instruc'

load / store multiple

→ Inline barrel shifter

→ Thumb instruction - 16 bit (High code density)


→ Conditional Execution

Load if carry/overflow/zero

→ Enhanced instructions. (faster executions)

Embedded hardware:

Microcontroller



- RAM

- ROM

- Cache

- DRAM

- External port  
memory

→ AMBA Architecture

On chip bus archi

Advanced Microcontroller Bus architecture

1996

(Advanced peripheral bus)

APB


APB (Advanced High performance bus)

AHB

PCI


External bus archi

# ARM Memory Design



ESIntro to ES design

ES :- An ES is a sys where a microcontroller based programmable sys is embedded in a larger sys.




Sphere of control

Example :- a washing machine.

→ Automatic cars, aeroplanes, washing m/c.  
all have embedded controllers.

Cyber Physical Sys :-  
Computer can be used

IOT : set of sys spread around & communicate over internet.



Sensor can directly sense data in digital form otherwise, A-D converter converts it.

### General purpose sys

- predefined app<sup>n</sup>
- More powerful
- Consumes more power
- predefined app<sup>n</sup>

Vs

### Embedded sys

- Single purpose
- Single application
- Tightly constrained
  - Low cost
  - Low power
  - Portable
  - Sometimes real time

- Real-time sys (RTS) → Hard RTS & soft RTS → Quality of service  
But catastrophe happens
- Embedded sys (ES)

RTS or  
may not

- Reactive sys  
Vs  
Transformational Sys

## Reactive

React to an event

Stretch sol. required with



## Chassis

→ Img processing sys  
• Segmentation

## Challenges (optimizations)

→ Cost

→ NRE cost

Non recurring engg cost

→ Size

→ Power

→ Performance

→ Flexibility

phn: 4G + 5G ✓

ph: Only 5G

Latency, throughput  
↓  
0.25 sec.  
Camera A = 4 pic/sec } throughput  
Camera B = 8 pic/sec. } pic/sec.

→ Maintained players { maintaining IP rights



## lecture 2

### 2. Intro to Processors

#### Other Constraints

→ Time to prototype :- Time taken to build

Need to have a quick prototype

→ Time to Market :-

→ Maintainability :- How easy to maintain  
How quickly can I recover from a problem.


→ Correctness; Safety :-

Correct functionally

Correct with timing

### Design Flows

~~Hardware~~ Requirements & Specifications } can make entirely software or entirely hardware



Lec 3

- ① ASIC      Appl<sup>n</sup> specific IC  $\rightarrow$  cannot change functionality
- ② Single purpose processor.  
 $\hookrightarrow$  Programmability

ISA: It is what differentiates b/w architectures of processors.

$\rightarrow$  ISA is large for single PP.

ISA is small for ASIC


GPP

e.g.: Sparc m/c,  
Pentium

Embedded Sys


GPP is represented by  
micro processor  
also GPP

MHz (clock)  
A Microprocessor



$\rightarrow$  Clk speed has been shooting up for decades.

→ Controller activates instances.



\* How do you select the processor for an IS?

- 1. Speed
  - 2. Power
  - 3. Size
  - 4. Cost
  - 5. Familiarity (with ISA)
- Technical specs.
- clk speed (faster the clk, faster instns are executed)
- Instns Cycles per sec
- Dhry stone benchmark 1984  
Talks about MIPS
2. SPEC benchmark — Desktops



ASIP (Applicn specific Instruction processor)

e.g:- MicroController

- Has a microprocessor
- Essentially used for embedded applicn's
- Reading sensor data, Actuation
- Deals with events
- In disk drives, digital Camera, software ones, ...

ISA is simple for Microcontroller

→ Has timers, A/D converters, communication ports.

• On chip memory → Program Memory

→ Data memory,

• Allows you to have direct access


• Specialized instruction for bit manipulation & other low level computation

not there  
in 4 processor  
but present  
in 4 controller

Timer → Downcounter (when it reaches 0, then gives a pulse)

→ Very interesting embedded Appl<sup>n</sup> requires  
"Watch dog Timer".

→ A timer watches out for an event to occur



Aim:-

To watch health of mc

every 15 msec, I must get a pulse.

The timer should have 15 msec

when it reaches 0 & pulse doesn't arrive, then it raises alarm.


→ If the mc is healthy, by the time it reaches 0, pulse arrives & timer again sets back to 15 msec

→ expecting some event to occur.

## Digital Signal Processor :-

(DSP):

→ Used for signal processing.



signal processes  
Needs fast  
exposure


- DSP has multiple execution units.
- Multiply-Accumulate instance.

Common Oper<sup>n</sup> in DSP :-

$$y = \sum_{i=1}^{N-1} x_i a_i$$

DFT  
FFT { have oper<sup>n</sup> of the form  $y = \sum_{i=1}^{N-1} x_i * a_i$ .

- In DSP, there are single cycle multiplications.
- There is also scope for efficient vector operators.



RISC as it is simpler.

ARM

Thumb nail mode. (work in 32 bit)

Normal Mode

For DSP's, study TMS.

Earlier, we had microprocessors as chips.

Now, we are buying intellectual properties (IP's)

Predesigned cores

e.g. Synthesizable VHDL (say)

(Customize  
data path)

put it in your design  
tool

add couple of hardware or instruc<sup>m</sup>.

microcontroller

Timing 1

Time 2

Time 3

Timing 1

Timing 2

Timing 3


Timing 4

14/01/2019

### Data width

Aram - 32 bit


Mem size - 16 bit (2 Byte)




Instruction Size — 8 bit mem. 16 bit mem 32 bit mem  
 Aram 32 bit — 4 cycles is necessary to fetch ~~32 bit~~ 8 bit.

Instruction size:	8 bit	16 bit	32 bit mem
Arm 32 bit	4 cycles for 32 bit (to fetch)	2 cycles for 32 bit	1 cycle for 32 bit
Thumb 16 bit	2 cycles.	1 cycle	1 cycle.

### Data flow path & Registers if





\* → sign extender converts 8 or 16 bit to 32 bit

#### Barrel Shifter :-

\* Does logical operations.  
eg. logical AND, OR, right shift, left shift


\* Program Counter :- Stores address of next instruction to be executed.

#### Instruction Decoder :-

\* ADD, SUB, MUL, DIV... is decoded by this instruc<sup>n</sup>

#### Different Set of registers :-

\* 18 registers inside the Arm microprocessor that are visible to a programmer.



Special fn registers.

Current program status reg


Saved program status reg

→ All these registers are visible to developer in user mode.

What is mode?

There are 7 modes in ARM microprocessor

Each mode has 18 registers each (set)



Abort - Invalid memory access.

Supervised - When you reset pc, it goes into this mode.

System - Have all the privileges  
Read / write / execute

Undefined - Invalid instances which cannot be decoded

Fast interrupt → } Interrupt request  
Interrupt request }



User —  $r_0 - r_{15}$  & CPSR

$r_0 - r_7$  — high level seg

$r_8 - r_{15}$  — low level seg


37 seg set comes from all 7 modes

User



SP → save the info. into reg  $r_0 - r_{12}$

SPSR → Processor status



N - Negative flag

Z - when ALU generates '0' result

C - when ALU generates carry

V - Overflow

F - Fast interrupt reg

I - Interrupt reg

Arm mode (32 bit)

T - <Thumb mode (16 bit)


25/01/2019

Pipelining

Architecture of ARM Microcontroller family


ARM 7

Fetch | Decode → Execute




5 cycles

ARM 9 → Has 5 stage pipelining architecture



ARM 10 → Has 6 stage pipelining



Latency ↑

Instruction set of ARM Microcontroller :-

- Data processing instruction
- load/store instruction
- Program status register instruction
- Software interrupt instruction
- Hardwired constant instruction
- Branch instruction
- Conditional execution instruction


1. Data processing instruction:  
mov {S}.

30-31  
fat  
count

Syntax  
condition > <S> <R1> <N>

memories optional.      destine " reg "

ej:  $r_0 = 5$ ;  
 $r_1 = 7$ ;  
 mov  $r_0, r_1$ ;  
 $r_0 = 7$   
 $r_1 = 7$ .



### Barrel shifter preprocessing commands

- LSL (logical shift left)
- LSR / logical shift right)
- ASR (Arithmetic shift right)
- ROR (Rotate right)
- RRX (Rotate right extended)

mov  $r_5 = r_7 \text{ LSL } \#1$ ;

0000.0111  
 00001110

$$r_5 = 14$$

$$r_7 = 7$$

Condition

CPSR = NZC V I FT

N=1 Z=1  
(Negative result) (Zero)

if  $a_7 = \underline{\underline{00000000}}$

$a_5 = \underline{\underline{1000}} \quad \underline{\underline{0100}}$

movs  $r_7$  rs LSL #1

$\begin{array}{r} 1000 \quad 0100 \\ / \backslash \quad / \backslash \\ 00.00 \quad 1000 \end{array}$

carry occurred

$\Rightarrow C = 1$

are used for conditional executions.

$\Rightarrow$  NZCV

if Add if carry occurs.

if Sub if carry occurs.

Add if zero flag is high.

Conditional Instructions :-

2 letter mnemonics

AL = Always

EQ = Equal

GT → Greater than

LT → Less than

BAL : Branch always

BEQ : Branch if equal

BNE : Branch if not equal

B : Branch

~~if (a == b)~~

go to test;

~~r0 = a~~

~~r1 = b~~

~~CMP r0, r1~~

~~BEQ test → label~~

28/01/2019

Data processing & conditional instruction  
can only update the flag of program  
status registers, only if 's' suffix is with  
instruction.

ARM Instruction  $\begin{cases} \text{Thumb Instruction}^n \text{ (16 bit)} \\ \text{ARM } " \text{ (32 bit)} \end{cases}$

Thumb Instruction - cannot execute conditional  
execution

ARM " - can support "

Thumb :- Syntax :-  $\text{destine}^n \text{ reg}$   
 $\langle \text{Instruction} \rangle \leftarrow 's' \langle \underline{\text{Rd}} \rangle \langle N \rangle$

ARM :-  $\langle \text{Instruction} \rangle \leftarrow \langle \text{Cond} n \rangle \langle s \rangle \langle \underline{\text{Rd}} \rangle \langle N \rangle$   
↓  
ADDEQ

## ARM

→ Takes more memory  
→ Dense

gcd  
while ( $a \neq b$ )

{ if ( $a > b$ )

$a = a - b$  ;

else

$b = b - a$  ;

}

## Thumb

→ Takes less mem.

⇒ Less dense

ARM Inst.

Code conversion  
into thumb & ARM Inst.

ARM Inst.

ARM (32 bit)

## Thumb (16 bit)

gcd       $7 \times 2 = 14$  bytes

CMP  $r_0, r_1$  ;

BEQ complete ;

BLT lessthan ;

SUB  $r_1, r_1, r_0$  ;

B gcd ;

lessthan      SUB  $r_0, r_0, r_1$  ;

complete      B gcd

Complete

gcd

✓ CMP  $r_0, r_1$  ;  
 ✓ SUMGT  $r_0, r_0, r_1$  ;  
 ✓ SUMLT  $r_1, r_1, r_0$  ;  
 ✓ BNE gcd ;

(or)  
 gcd

(ARM inst)

## Arithmetic Instruction:

### Syntax:-

Instruction >  $\langle \text{cond} \rangle \langle S \rangle \langle Rd \rangle \langle Rn \rangle \langle Rm \rangle$

destina  
reg      source reg

SUB Rd, Rn, N ;  $\Rightarrow Rd = Rn - N$

ADC (Add with carry)

ADC Rd, Rn, N ;  $\Rightarrow Rd = Rn + N + \text{carry}$

ADD Rd, Rn, N ;  $\Rightarrow Rd = Rn + N$

SUB Rd, Rn, N ;  $\Rightarrow Rd = Rn - N$

RSB (Reverse subtract)

RSB Rd, Rn, N  $\Rightarrow Rd = N - Rn$

RSC (Reverse subtract with carry)

RSC Rd, Rn, N  $\Rightarrow Rd = N - Rn - !(\text{carry flag})$

$$r_0 = 0x0000\ 0001;$$

SUB r0, r0, #1 ;  $(r_0 = r_0 - 1)$

0x0000 0001

1111 1110

1

$r_0 = \underline{\overline{1111\ 1111}}$

① 1111 1111  
OR 0000 0001

+ 0x1111 1111

2's complement

Carry = 1

Result = 0

$\Rightarrow Z \& C$  bits are set. if you use SUBS as instance.

Logical instance<sup>m</sup> :-

We update SPSR registers while using logical instances.

Logical instance<sup>n</sup> :-


~~AND~~ AND  $\Rightarrow Rd, Rn, N ; \Rightarrow Rd = Rn \& N$

ORR  $\Rightarrow Rd, Rn, N ; \Rightarrow Rd = Rn | N$

EOR  $\Rightarrow Rd, Rn, N ; \Rightarrow Rd = Rn \Delta N$

BIC  $\Rightarrow$  Bit clear

$\hookrightarrow Rd, Rn, N ; \Rightarrow Rd = Rn \& (\sim N)$



$$r_0 = 0x02040608$$

$$r_1 = 0x10305070$$

$$r_0 = r_0 / r_1$$

$$\text{ORR } r_0, r_0, r_1 \Rightarrow r_0 = 12345678$$

$$r_0 = 12345678$$

$r0 = 0x1111$

$r1 = 0x0101$

BIC r0, r0, r1;  $r0 = r0 \& (\sim r1)$

### Sensors

- 1) SPI
- 2) Simple digi
- 3) Analog
- 4) PWM

29/01/2019

### Comparison Instruction:-

CMP → comparison

CMN → Comparison negation

TST → Test the content of 32 bit reg value

TZQ → Test the bits of 32 bit value.

FST → Test the bits of 32 bit value.

### Syntax:-

<instruction> <condn> <Rn> <Rm>

↑

SSY

even it can  
automatically  
update the flag of  
program status reg

CMP r0, r1;  $\Rightarrow r0 - r1$

↓  
update flag

CMN  $r_0, r_1 ; \Rightarrow (r_0 + r_1)$

↓ Arithmetic Instruction.

TEQ  $r_0, r_1 ; r_0 \wedge r_1$  update the flag reg

TST  $r_0, r_1 ; r_0 \& r_1$  update the flag reg

Multiply Instruction in ARM Microcontroller

Syntax:-

MLA {condn} {S} Rn, Rm, Rs, N  
Used in "DSP"  $\Rightarrow R_n = (R_m * R_s) + N$

MUL {condn} {S} Rd, Rn, Rm;

Rd = Rn \* Rm

Signed. Multiply Instruction:  
(Signed multiply Accumulate long)

SMLAL

SMULL

Unsigned Multiply Instruction:

UMLAL

UMULL

(Unsigned multiply accumulate long)

UMULL Rd, R0, R5, N;

[Rd, R0] = R5 \* N

↓      ↓  
Higher    lower bits  
bits

Branch Instruction in ARM Microcontroller:

B {condn} label

BL {condn} label

BX {condn} label

BLX {condn} label Rm


→ stores address  
of next instn  
in the link reg.

→ changes the  
mode

(Thumb to ARM

OR

ARM to Thumb



→ Address of next of curr  
prog exec  
PC = label.

e.g:- B forward

ADD R0, R1, #2;

ADD R2, R3, #4;

forward

SUB R0, R1, #1;

Backward


ADD R4, R5, #1;

SUB R6, R7, #4;

B Backward

ARM Instruction mode - 32 bit

Thumb Instruction mode - 16 bit



0 → ARM mode  
1 → Thumb mode

Analog

Analog temp sensor

Pressure sensor

Sound Sensor

Light Sensor


Accelerometer

Digital

Digital temp sensor

1/09/2019

## Load / Store Instance in ARM Microcontroller



### Syntax:

LDR {condn}

SB | B | H | S16, Rn, Addressing mode

STR {condn} B | H |, Rn, Addressing mode

### Addressing Mode:

1. Preindex with write back.


2. Preindex

3. Postindex

### Single reg LDR / STR instance :-

LDR, STR, LDRB,  
STRB



1 Byte transfer



STRH, LDRH

halfword (2 bytes)  
16 bit

LDRSB → Signed 8 bit mem transfer



Example:

Indexing

Mode:

Scindex with  
write back  
mode

Preindex

Postindex

Data      Base Address

{BaseAddress  
+ Offset}

Base Address

Base address  
+ Offset

LDR R0 [R1, #f]!

No change

LDR R0 [R1, #f]

LDR R0 [R1], #4.

# Multiple Reg transfer load/store Instructions

Syntax:-

$\langle LDM/STM \rangle \{ \text{Cond} \} \{ \text{Addressing mode} \} R_n \{ ! \}$

$\downarrow$   
 <register>

JA (Increment after)

JB (Increment before)

DA (Decrement after)

DB (Decrement before)

JA  $R_n$   $\frac{\text{start}}{R_n + N * 4 - 4}$   $\frac{\text{end address.}}{R_n + N * 4}$

JB  $R_n + 4$   $R_n + N * 4$

DA  $R_n - N * 4 + 4$   $R_n$

DB  $R_n - N * 4$   $R_n - 4$

$$r_0 = 0x00080010$$

$$r_1 = 0x00000000$$

$$r_2 = 0x00000000$$

$$r_3 = 0x00000000$$

LDMIA  $\{ R_n \} [r_1 - r_3]$

$$r_1 = r_0 \quad (0x01)$$

$$r_2 = r_0 + 4 \quad (0x02)$$

$$r_3 = r_0 + 8 \quad (0x03)$$

7	1	0x02
6	1	
5	1	
4	1	
3	3 br	
2	2	
1	1	
0	0	

0x01

0x00

Registers

STM1B

$\{r_1, r_2\} [r_3 - r_6]$


Base Address

ptr to Base Address  
of Mem.  $r_3 \approx 0x00010001$

$r_4 \approx 0x00100100$

$r_5 = 0x01000110$

$r_6 = 0x10001000$



18

$18 + 4$

$18 + 8$

Doubt ??

$0x02$

base address

$0x01$

4/02/2019


Stack Oper<sup>n</sup> in Microcontroller  
Load/Store multiple register instruction  
out Stack Oper<sup>n</sup>

push → Store the data in memory/Stack.  
pop → get the data from memory/Stack

push → performed by STM { }

pop → performed by LDM { }

Stack Oper<sup>n</sup> Mem Addressing mode



STM EP SP { } {r1, r2}

↓  
Full Addressing

$$r_1 = 0x0000\ 0002$$

$$r_2 = 0x0000\ 0001$$

$$SP = 0x0008\ 0014$$


FD (Full descending)

FA (Full Ascending) LDMFD SIMFA

ED (Empty descending) LDMEB SIMEB

EA (empty ascending) LDMEA SIMEA

pop push



STM EP {SP!}, <r1, r2>

r1 = 0x0000 0002

r2 = 0x0000 0001

SP = 0x0008 0014

r2 - stored first  
then r1

ATPCS



→ ARM

Thumb procedure call standard  
mode.



- 1) When processor is changing its state.
- 2) Interrupt occurs.
- 3) In call.
- 4) Process saves current program status

Big Endian & little Endian

	8 bytes
0x07	
0x06	
0x05	
0x04	
0x03	4 bytes
0x02	
8 bit	0x01
8 bit	0x00



int a = 32 15 70 90 ;      b = 90 70 15 ;  
 MSB      MSB



b = a  
 b = 32 15 70 90  
 MSB      MSB

Read & Write  
 operations are more

ARM MPC follows both big & little endian formats.

## Exception 8 | Interrupt Handling

① exception Handling (types of exception)

② Interrupts (IRQ, FIQ)

③ Interrupt handling Schemas.

1. error

2. interrupt

3. Undefined Operr

5/02/2019

??

Memory Map of TM4C123 4:16 PM. Micro.

Controller

Address Space

0x0000 0000

Flash ROM  
256 KB

0x0000 0000

32 KB  
RAM

0x0003 FFFF

0x2000 0000

External I/O  
Device mem

0x2000 FFFF

Device  
mem

CPIOF

GP10A

CPIOB

0x400F FFFF

Internal I/O  
peripheral  
PPB

Variable Stack

Vector table

(volatile mem)

0xFFFF FFFF

0xE004 1FFF

TM4C123 provides diff buses to communicate  
these banks of mem.

Iode bus → fetch the operands from ROM

Iode bus → Read the const data from  
ROM

System Bus → Read/write variables, I/o dev,  
fetch the operand from RAM

PPB (private peripheral Bus) → Read/write Intern  
I/O peripheral (NVIC)

AHB (Arm high performance bus) → Read/write  
external I/O parallel ports

### I/O parallel port Classification

#### Ports

UART — Universal Asynchronous receiver/transmitter

ADC — Analog to digital converter

ADC — Two analog signal comparator

I<sup>2</sup>C — Inter-Integrated Control

SSI — Synchronous serial Interface

QEI — Quadrature encode interface

PWM → Pulse width modul."

Ethernet — High speed n/w interface.

CAN — Control area n/w.

Time — period interrupt control.

USB — Universal serial bus.

### Port

Juni<sup>n</sup>

UART — Useful for communication b/w computer

(Asynchronous mode of communication)  
allow receive/transmit simultaneously

ADC — Analog sensor interfacing to compare the amplitude of the signal & convert into digital.

ADC — It compares 2 analog signals & whichever is having greater amplitude convert into digital.

I<sup>2</sup>C — Interface with low speed sensors (Also used for attaching many sensors)

SSI — It also known with a name Serial peripheral interface (SPI) medium speed sensor.

QEI — Useful for attaching BLDC motor

TM4C - ~~10~~ 11 po used to apply the variable power supply of at PWM ports also used to control speed of the motor (simulate the DAC)

CAN - Used in automobile control by

Ethernet - Bridge the internet using the port

USB - Interface with your computer for serial communication.

Timer - periodic interrupt, freq count, PWM counts

Types of Ways to manipulate the reg. bits

x	x	x	x	t	x	x	x
---	---	---	---	---	---	---	---

GPIO-Dataport F

OR  $\rightarrow$  1

b|0 = b

b|1 = 1

0	0	0	0	1	0	0	0
---	---	---	---	---	---	---	---

x	x	x	x	1	x	x	x
---	---	---	---	---	---	---	---

GPIO-Dataport F

= GPIO-Dataport F  $|_{0 \times 10}$

at power  
led speed  
the DAC)

by  
ing the

nter for

count,

q. bits

Data Port F


$\rightarrow 1$

$= b$

$= 1$

Port F

Port F | 0x10




GPIO-Datx-PortF = GPIO-Datc-PortF &  
. 0x02

11/02/2019

## IAR Workbench for ARM Microcontroller

GPIO Port

Serial  
parallel.  
timer




For digital - 4 reg

System clock - can't access port memory  
→ set to active port memory.

## Clock gating reg

1 - enable

0 - disable



$$\text{PortF: } \begin{array}{r} 1 \ 0 \ 0 \ 0 \ 0 \ 0 \\ \hline =_{16} 32 \\ 2-0 \end{array}$$

$0x20 \rightarrow \text{Hexadecimal.}$

$$0x400FE608 = 0x20$$

↑  
Mem location

→ Activating only required ports saves power.

## GPIODIR Direction Reg

1 → corresponds to O/p

0 → corresponds to I/p

$$0x4002500 + 400 = 0x40025400$$

↓  
Offset

↓  
Mem loc'n

Direction reg

Digital fn



## GPIO Data Reg:

→ All read & write opera<sup>ns</sup> are done in this.

→ Individual bit can be selected & manipulated in ARM & C.

to on  
red LED


> You need not ~~over~~ take the entire byte  
to set a particular bit.



00001110.

$$\Rightarrow 0x40025000 = 0x0E$$

int main()  
{  
 \* (unsigned int \*) (0x400F608) = 0x20;  
 \* (unsigned int \*) (0x40025400) = 0x0E;  
 \* (unsigned int \*) (0x40025400)  $\xrightarrow{\text{clk gating}}$  0x0E;  
 \* (unsigned int \*) (0x400253FC)  $\xrightarrow{\text{Digital fn}}$  0x0E;



Digital fn → \* (unsigned int \*) (0x400253FC)  $\xrightarrow{\text{Digital fn}}$  0x0E;

to on red → \* (unsigned int \*) (0x40025000) = 0x02;


red → \* (unsigned int \*) (0x40025000) = 0x00;

\* (unsigned int \*) (0x40253F()) = 0x00;

local variable → mem allocated in the reg.

Global " → mem allocated in the RAM.

### GPIO Data Reg:-



PortF base address      0x40025000

1st bit → 0x40025008 → ~~0x02~~

0x40025010 → 0x04.

0x40025020 → 0x08.

Pull up reg is write protected

To activate pull up reg

$$0x400 - = 0xFF$$

→ PF0 → locked initially

PF4 → Unlocked

To unlock Special → 4C4F434B  
part

- \* (unsigned int\*) 0x400FE608 = 0x20U;
- \* (Unsigned int \*) (0x40025400) = 0x0EU;
- \* (Unsigned int \*) (0x40025~~3E~~C) = 0x0FU;
- \* (Unsigned int \*) 0x400255~~10~~ = 0x11U;  
??  
note: (Unsigned int \*) 0x400255~~10~~ = 0x11U;  
10001

while(1)

if (\* (unsigned int) \* (0x40025040)) == 0

& \* (unsigned int) \* (0x40025004) == 0

\* (unsigned int \*)

15/02/2019

2	1	8	4	2	1	8	4	→ Address
8	7	1	5	4	3	2	1	0

SW2

SW1

$$2^8 = 256$$

part F

251 NEG

0x40025000

$$40025000 + .0X0018 = 0X02$$

$$40025010 = 0X0F$$

volatile key word:

Allows to change values at loc<sup>n</sup>.

loc<sup>n</sup> → Only where there are read/write permissions.

GPIO DATA[7] = (1<<2)

→ Not atomic

18/02/2019

Internal peripheral device — Used when you want time based systems (timers).

General purpose Time Module — 16 / 32 bit  
4 PRM blocks

GPIO Timers operate in diff modes:

- One shot / periodic mode.
- Real time clo
- 1/p edge count mode.
- 1/p edge time mode.
- PWM mode — used to control servos/motors  
(Analog O/P)
- Wait for trigger mode

wait for trigger mode:

→ Continuously reads sensor reading, whenever the value changes, it acts accordingly.  
(event occurs)

e.g. Watch dog timer.

→ To activate timer circuit, RCGCTIMER has to be activated  
↓  
Used to activate GPIO timers.

exception handling:

Exception state :-

Inactive

Pending

Active

Interrupt vector table:

Reset	—	priority 1	↳ Sys generated interrupt
NMI	—	" 2	
Hard fault	—	" 3	
Memory Mgmt fault	—	" 4	
Bus fault	—	" 5	↳ A request when there are no permissions.

→ Interrupt Service Routine handles all user generated interrupts.

The interrupt routine

is called whenever an interrupt occurs.

It is responsible for saving the state of the processor.

It also handles the interrupt and then returns control to the program.

When the interrupt occurs, the processor

switches to a new stack frame.

This stack frame is used by the interrupt routine.

Processor Context

Processor context

Processor context

Processor context

Processor context

Processor State

Processor state is the state of the processor when it receives an interrupt.

Processor state is the state of the processor when it receives an interrupt.

Processor state is the state of the processor when it receives an interrupt.

Processor state is the state of the processor when it receives an interrupt.

Processor state is the state of the processor when it receives an interrupt.

Processor state is the state of the processor when it receives an interrupt.