

Programming the Arm Cortex-M

Dr. Munesh Singh

Programming the Arm Cortex-M

Dr. Munesh Singh

Indian Institute of Information Technology
Design and Manufacturing,
Kancheepuram
Chennai-600127

January 21, 2019







ARM Mocrocontrollers

Programming the Arm Cortex-M

- ARM is a family of instruction set architectures for computer processors based on a reduced instruction set computer (RISC) architecture
- It is also known as load-store Architecture:
 - For memory operation microcontroller have to first load desired memory location content, then after CPU operation
- Three varient of ARM microcontroller available in martket:
 - ARM Cortex A: Application Specific
 - ARM Cortex R: Realtime Application
 - ARM Cortex m: General Purpose Application
- ARM holding develops the instruction set and architecture for ARM-based products, but does not manufactured products.



Basic Difference RISC/CISC

Programming the Arm Cortex-M

Dr. Munesl Singh

RISC

- Compilation side the greater complexity
- Hardware side it is less complex
- RISC Architecture:
 - Instruction
 - Pipelining
 - Registers
 - Load/store architecture

CISC

- Compilation side is less complexity
- Hardware side it is more complex



ARM Design Philosophy

Programming the Arm Cortex-M

Dr. Munes Singh

Different from Other Microcontrollers

- High Code Density
- Low Price and Small Form Factor (size of Die)
- Debug technology-JTAG
- Advance RISC machine (not pure RISC)



Instruction Set of ARM


Programming the Arm Cortex-M

- In RISC only one clock cycle per instruction
- ARM Instruction takes variable clock cycle
 - Load-Store-Multiply
- Inline Barrel Shifter
- Thumb Instruction Set
 - 16 bit thumb instruction set
- Conditional Execution
 - Add if CARRY/OVERFLOW/ZERO
- Enhanced Instructions: (Fast for multiplication)



Embedded System Hardware

Programming the Arm Cortex-M





AMBA Architecture


Programming the Arm Cortex-M

- AMBA bus architecture introduced for ARM Micro-controller
- AMBA stands for Advance Micro-controller BUS Architecture
- It was introduced in 1996, and now it is widely adapted
- AMBA used for micro controller and PCI for Microprocessor
- AMBA is on chip bus architecture, but PCI is external on motherboard
- ARM system Bus (ASB)
- ARM Peripheral bus (APB)
- ARM High Performance BUS (AHB)(high data rate)



Dataflow in ARM

Programming the Arm Cortex-M





Program Status Register & Modes

Programming the Arm Cortex-M

Dr. Munesl Singh

ARM Current Program Status Registers



- Condition code flags
 - N = Negative result from ALU
 - Z = Zero result from ALU
 - C = ALU operation Carried out
 - V = ALU operation oVerflowed
- Sticky Overflow flag Q flag
 - Architecture 5TE/J only
 - Indicates if saturation has occurred
- J bit
 - Architecture 5TEJ only
 - J = 1: Processor in Jazelle state

- Interrupt Disable bits.
 - I = 1: Disables the IRQ.
 - F = 1: Disables the FIQ.
- TBit
 - Architecture xT only
 - T = 0: Processor in ARM state
 - T = 1: Processor in Thumb state
- Mode bits
 - Specify the processor mode



Mode of ARM Processor

Programming the Arm Cortex-M

Dr. Munesl Singh


7 Types of Modes

- These modes classified in two categories:
 - Privilege mode[6]
 - Non privileged mode [1]
- In previlege mode:
 - Abort: fault in memory access by processor
 - Fast interrupt request:
 - Interrupt request:
 - Supervised mode:After reset (kernel of processor)
 - System mode: Full read/write to CPSR
 - Undefined mode: Not supported by Architecture of ARM



37 register for all 7 Modes


Programming the Arm Cortex-M





Pipeline in ARM

Programming the Arm Cortex-M





Data Sizes and Instruction Sets

Programming the Arm Cortex-M

- The ARM is a 32-bit/64-bit architecture.
- When used in relation to the ARM:
 - Byte mean 8 bits
 - Halfword means 16 bits (two bytes)
 - Word means 32 bits (four bytes)
- Most ARM's implement two instruction sets
 - 32-bit ARM Instruction Set
 - 16-bit Thumb Instruction Set
- Where the processor stores or obtains information
 - Registers
 - Memory
 - Input/Output devices
- How the processor manipulates data
 - Assembly language instructions
 - Processor hardware actions



Introduction of instruction Set

Programming the Arm Cortex-M

Dr. Munesl Singh

MOV instruction

- Syntax: $\langle \text{instruction} \rangle \{ Cond \} \{ S \} \text{ Rd, N}$
- Example:
- r5=5, r7=8
- mov r7, r5;
- r5=5, r7=5

Barrel Shifter

Barrel Shift Preprocessing command Rn


LSL (logical shift left)

LSR(logical shift right)

ASR(Arithmetic shift right)

ROR(Rotate right)

RRX(Rotate right extended)





Instruction Set cont...

Programming the Arm Cortex-M

Dr. Munesl Singh

S suffix in Instruction

- S suffix update the CPSR register
- CPSR=nzcvqift_{user}
- r0=0x00000000
- r1=0x80000004
- movs r0,r1,LSL #1
- CPSR=nzCvqift_{user}
- Capital C in CPSR register shows carry occurred
- $r0=0\times00000008$
- r1=0x80000004
- Update of status register useful for conditional instruction



Instruction Set cont...

Programming the Arm Cortex-M

Dr. Munesh Singh

Conditional Instructions

- Condition field two letter mnemonics
 - AL-Always
 - EQ-Equal
 - GT-greater than
 - LT-Less than
 - BAL-Branch Always
 - BEQ-Branch if equal
- An exmple with ADD and EQ instruction
- ALU operation was performed with suffix s
- ADDEQ r0,r1,r2;
- Only comparison and data processing instructions update status reg with added suffix S in instruction
- Comparison and data processing instruction can only update the program status register



Instruction Set cont...

Programming the Arm Cortex-M

Dr. Munesl Singh

Conditional Instructions in C

- if a==b
- then jump to test

Conditional code in Assembly

- r0=a
- r1=b
- cmp r0,r1;
- BEQ test
- test is label where compiler jump



Thumb Mode vs ARM Mode Instrucion Set

Programming the Arm Cortex-M

Dr. Munesl Singh

Thumb instrution is 16 bits

Thumb instruction not allowed ADDEQ

ARM instrution is 32 bits

ARM instruction allowed ADDEQ

GCD program in C

- while(a!=b) {
- if(a>b)
- a=a-b:
- else
- b=b-a;
- }



Comparison of Thumb vs ARM

Programming the Arm Cortex-M

Dr. Munesh Singh

Thumb 16 bit

- gcd
- 2 cmp r1,r2
- BEQ Complete
- BLT less than
- SUB r1,r1,r2;
- B gcd
- less than
- SUB r2,r2,r1;
- B gcd
- Complete r1,r2
- code size = 7
 instruction*2byte=14 byte

ARM 32 bit

- gcd
- cmp r1,r2
- SUBGT r1,r2,r2
- SUBLT r2,r2,r1
- BNE gcd
- gcd r1,r2
- code size = 4
 instruction*4byte=16 byte



Airthmetic Instruction

Programming the Arm Cortex-M

- Syntax: $\langle instruction \rangle \{cond\} \{S\} \text{ Rd, Rn, Rm}$
- $ADC(Add\ Carry)\ Rd,Rn,N;->Rd=Rn+N+Carry$
- **ADD**(Addition) Rd, Rn, N; -> Rd=Rn+N
- RSB(Reverse Subtract) RSB Rd Rn N;- > Rd=N-Rn
- **SUB** (Sub) Rd,Rn,N;->Rd=Rn-N
- SBC (Sub with carry) Rd,Rn,N;— > Rd=Rn-N-!(carry flag)
- RSC(Reverse Sub with carry) Rd, Rn, N; ->
 Rd=N-Rn-!(carry flag)



Airthmetic Instruction Example

Programming the Arm Cortex-M

Dr. Munesh Singh

SUB

- 2 r1=0x00000077
- SB r0,r1,#0;
- **●** r0=0-r1
- r0=0xffffff89

SUBS

- r1=0x00000001
- SUBS r1,r1,#1
- $1=r1-1 = 0 \times 000000000$
- CPSR=nzcv
- Post exe:0110

RSB

- **1** r0=0×000000000
- 2 r1=0x00000002
- **1** r2=0x00000001
- SUB r0,r1,r2
- **o** r0=r1-r2
- **o** r0=0x00000001



Logical Instruction

Programming the Arm Cortex-M

- AND Rd,Rn,N -> Rd=Rn & N
- ullet ORR Rd,Rn,N -> Rd= Rn |N|
- EOR Rd,Rn,N > Rd=Rn \wedge N
- BIC Rd,Rn,N -> Rd=Rn&(~N)
 The logical instruction updates the SPSR flags only if "S"
- suffix is present

ORR

- r0=0x00000000r1=0x02040608
 - r2=0×10305070
 - ORR r0,r1,r2
 - r0=r1|r2r0=0x12345678

BIC (Bit clear)

- r1=0b1111r2=0b0101
- BIC r0,r1,r2
- r0=r1&(~r2)r0=0b1010

Comparison Instruction

Programming the Arm Cortex-M

Dr. Munesh Singh

- Syntax < instruction > {cond} Rn,N
- It has no suffix s even it automatically update flags
 - CMN (compare negate) cmn Rn,N;->Rn+N
 - CMP (compare) cmp Rn,N; > Rn-N
- CMN and CMP do arithmetic operation for comparison
- TEQ (test equivalent) TEQ Rn,N;-> Rn∧N
- TST (test bit for 32 bit values) TST Rn,N;- > Rn & N
- TEQ and TST do logical operation for comparison

Example

- r0=4
- r1=4
- cmp r0,r1; r0-r1=Z status register 1



Multiply Instruction

Programming the Arm Cortex-M

- Syntax: MLA $\{cond\}$ $\{S\}$ Rd,Rm,Rs,Rn ->Rd=(Rm*Rs)+Rn
- MUL $\{cond\}$ $\{S\}$ Rd, Rm, Rs -> Rd=Rm*Rs
- if result gets more than 32 bit, then result will be stored in register pair
- MUL instruction is frequently used in DSP for filtration

Example UMULL

- $r0=0\times00000000$
- $r1=0\times000000000$
- $r2=0\times f0000002$
- $r3=0\times000000002$

a (-1 -0)_-2*-2


UMULL r0,r1,r2,r3;

- Signed and Unsigned Multiply SMLAL(Signed multiply
 - accumulate long)
 - SMULL(Signed multiply long) UMLAL (Unsigned muliply
 - accumulate long) UMULL (Unsigned multiply long)



Branch Instruction

Programming the Arm Cortex-M




- Syntax: B {Cond} label-> PC=Label
- BL{Cond} label ->
 LR=Address of next instruction
- BX {Cond} Rm ->
 Branch and Instruction mode change (Thumb, ARM)
- BLX { Cond } label | Rm



Branch Instruction Cont..

Programming the Arm Cortex-M





Load and Store Instruction

Programming the Arm Cortex-M

Dr. Munesl Singh

Single Register Transfer

- Syntax LDR { Cond} SB|H|SH Rd, addressing mode
- SB− > Single byte
- \bullet H -> Half word
- SH − > Signed Half Word
- STR {Cond} H Rd, addressing

Addressing Mode

- Preindex with writeback
- 2 Preindex
- Ost index



Load and Store Instruction

Programming the Arm Cortex-M

Types of Load and Store Instruction

- LDR
- STR
- LDRB
- STRB
- LDRH
- STRH
- LDRSB
- LDRSH

Addressing Mode

- Preindex with writeback
- 2 Preindex
- Open Post index