

```
Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp
Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
--> Parameter xsthdpdir set to xst
Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
--> Reading design: RCA.prj
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
      4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
      5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
      8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
           8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report
______
    Synthesis Options Summary
______
---- Source Parameters
Input File Name : "RCA.prj"
Ignore Synthesis Constraint File : NO
---- Target Parameters
Output File Name
                                : "RCA"
Output Format
                                 : NGC
Target Device
                                 : xc7a100t-3-csq324
---- Source Options
Top Module Name
Top Module Name : RCA
Automatic FSM Extraction : YES
FSM Encoding Algorithm : Auto
Safe Implementation : No
FSM Style : LUT
RAM Extraction : Yes
RAM Style : Auto
ROM Extraction : Yes
Shift Register Extraction
Shift Register Extraction : YES
```

: Auto

ROM Style

Resource Sharing	: YES
Asynchronous To Synchronous	: NO
Shift Register Minimum Size Use DSP Block	: 2
Automatic Register Balancing	: Auto : No
Automatic Register Barancing	. 110
Target Options	
LUT Combining	: Auto
Reduce Control Sets	: Auto
Add IO Buffers	: YES
Global Maximum Fanout	: 100000
Add Generic Clock Buffer(BUFG)	: 32
Register Duplication	: YES
Optimize Instantiated Primitives	
Use Clock Enable	: Auto
Use Synchronous Set	: Auto
Use Synchronous Reset	: Auto
Pack IO Registers into IOBs	: Auto
Equivalent register Removal	: YES
General Options	
Optimization Goal	: Speed
Optimization Effort	: 1
Power Reduction	: NO
Keep Hierarchy	: No
Netlist Hierarchy	: As Optimized
RTL Output	: Yes
Global Optimization	: AllClockNets
Read Cores	: YES
Write Timing Constraints	: NO
Cross Clock Analysis	: NO
Hierarchy Separator	: /
Bus Delimiter	: <>
Case Specifier	: Maintain
Slice Utilization Ratio	: 100
BRAM Utilization Ratio	: 100
DSP48 Utilization Ratio	: 100
Auto BRAM Packing	: NO
Slice Utilization Ratio Delta	<b>:</b> 5
* HDL Pa:	rsing *
	slite\brentkung\RCA.v" into library work
Parsing module <fa>.</fa>	
Parsing module <rca>.</rca>	
=======================================	
* HDL 1	Elaboration *
Elaborating module <rca>.</rca>	
Liaborating modure \ncar.	
Elaborating module <fa>.</fa>	
* HDL S	ynthesis *
=======================================	

```
Synthesizing Unit <RCA>.
  Related source file is "D:\quartuslite\brentkung\RCA.v".
  Summary:
    no macro.
Unit <RCA> synthesized.
Synthesizing Unit <FA>.
  Related source file is "D:\quartuslite\brentkung\RCA.v".
  Found 2-bit adder for signal <n0009> created at line 2.
  Found 2-bit adder for signal <n0003> created at line 2.
  Summary:
    inferred 2 Adder/Subtractor(s).
Unit <FA> synthesized.
______
HDL Synthesis Report
Macro Statistics
# Adders/Subtractors
                             : 32
                             : 32
2-bit adder
______
______
            Advanced HDL Synthesis
______
______
Advanced HDL Synthesis Report
Macro Statistics
                             : 16
# Adders/Subtractors
2-bit adder carry in
                              : 16
______
______
             Low Level Synthesis
_____
Optimizing unit <RCA> ...
Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block RCA, actual ratio is 0.
Final Macro Processing ...
______
Final Register Report
Found no macro
______
______
              Partition Report
______
```

\_\_\_\_\_\_

No Partitions were found in this design.

\_\_\_\_\_

*	Design Summary	*

\_\_\_\_\_\_

Top Level Output File Name : RCA.ngc

Primitive and Black Box Usage:

\_\_\_\_\_

#	BELS	:	40
#	LUT2	:	14
#	LUT3	:	6
#	LUT5	:	15
#	LUT6	:	5
#	IO Buffers	:	50
#	IBUF	:	33
#	OBUF	:	17

Device utilization summary:

\_\_\_\_\_

Selected Device: 7a100tcsg324-3

Slice Logic Utilization:

Number of Slice LUTs:	40	out of	63400	0%
Number used as Logic:	40	out of	63400	0%

Slice Logic Distribution:

Number of LUT Flip Flop pairs used:	40			
Number with an unused Flip Flop:	40	out of	40	100%
Number with an unused LUT:	0	out of	40	0%
Number of fully used LUT-FF pairs:	0	out of	40	0%

Number of unique control sets: 0

IO Utilization:

Number of IOs: 50

Number of bonded IOBs: 50 out of 210 23%

Specific Feature Utilization:

Partition Resource Summary:

No Partitions were found in this design.

\_\_\_\_\_

-----

Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.

FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT

GENERATED AFTER PLACE-and-ROUTE.

```
Clock Information:
 ______
No clock signals found in this design
Asynchronous Control Signals Information:
_____
No asynchronous control signals found in this design
Timing Summary:
-----
Speed Grade: -3
  Minimum period: No path found
  Minimum input arrival time before clock: No path found
  Maximum output required time after clock: No path found
  Maximum combinational path delay: 4.665ns
Timing Details:
______
All values displayed in nanoseconds (ns)
______
Timing constraint: Default path analysis
 Total number of paths / destination ports: 330 / 17
          4.665ns (Levels of Logic = 12)
Delay:
               a<1> (PAD)
 Source:
 Destination: cout (PAD)
 Data Path: a<1> to cout
                         Gate Net
   Cell:in->out fanout Delay Delay Logical Name (Net Name)
   ______
                     4 0.001 0.697 a_1_IBUF (a_1_IBUF)
   LUT5:I0->0 2 0.097 0.299 faltofal5[2].fa/Madd_n0003_Madd_cy<0>11
(faltofal5[2].fa/Madd n0003 Madd cy<0>1)
    (faltofa15[2].fa/Madd n0003 Madd cy<0>)
                     2 0.097 0.299 faltofal5[5].fa/Madd n0003 Madd cy<0>11
    LUT5:I4->O
(faltofa15[5].fa/Madd n0003 Madd cy<0>1)
    LUT3:I2->O
                     3 0.097 0.305 faltofal5[5].fa/Madd n0003 Madd cy<0>12
(faltofal5[5].fa/Madd n0003 Madd cy<0>)
                     2 0.097 0.299 faltofal5[8].fa/Madd n0003 Madd cy<0>11
(faltofal5[8].fa/Madd n0003 Madd cy<0>1)
    LUT5:I4->O
                      4 0.097 0.309 faltofal5[9].fa/Madd n0003 Madd cy<0>11
(faltofal5[9].fa/Madd n0003 Madd cy<0>)
                     2 0.097 0.299 faltofal5[12].fa/Madd n0003 Madd cy<0>11
    LUT5:I4->O
(faltofal5[12].fa/Madd n0003 Madd cy<0>1)
                     3 0.097 0.305 faltofal5[12].fa/Madd n0003 Madd cy<0>12
   LUT3:I2->O
(faltofal5[12].fa/Madd n0003 Madd cy<0>)
   LUT5:I4->0 1 0.097 0.295 faltofal5[15].fa/Madd n0003 Madd cy<0>11
(faltofal5[15].fa/Madd n0003 Madd cy<0>1)
    LUT3:I2->0 1 0.097 0.279 faltofal5[15].fa/Madd n0003 Madd cy<0>12
(faltofal5[15].fa/Madd n0003 Madd cy<0>)
                                     cout OBUF (cout)
   OBUF:I->O
   _____
                         4.665ns (0.971ns logic, 3.694ns route)
   Total
                           _____(20.8% logic, 79.2% route)
```

\_\_\_\_\_\_

```
Cross Clock Domains Report:
```

\_\_\_\_\_\_

Total REAL time to Xst completion:  $8.00~{\rm secs}$  Total CPU time to Xst completion:  $7.58~{\rm secs}$ 

-->

Total memory usage is 4616936 kilobytes

Number of errors : 0 ( 0 filtered)
Number of warnings : 0 ( 0 filtered)
Number of infos : 0 ( 0 filtered)