

Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp

Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs

--> Parameter xsthdmdir set to xst

Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs

--> Reading design: RCA.prj

TABLE OF CONTENTS

- 1) Synthesis Options Summary
- 2) HDL Parsing
- 3) HDL Elaboration
- 4) HDL Synthesis
 - 4.1) HDL Synthesis Report
- 5) Advanced HDL Synthesis
 - 5.1) Advanced HDL Synthesis Report
- 6) Low Level Synthesis
- 7) Partition Report
- 8) Design Summary
 - 8.1) Primitive and Black Box Usage
 - 8.2) Device utilization summary
 - 8.3) Partition Resource Summary
 - 8.4) Timing Report
 - 8.4.1) Clock Information
 - 8.4.2) Asynchronous Control Signals Information
 - 8.4.3) Timing Summary
 - 8.4.4) Timing Details
 - 8.4.5) Cross Clock Domains Report

```
=====
*                               Synthesis Options Summary                               *
```

----- Source Parameters

Input File Name : "RCA.prj"
Ignore Synthesis Constraint File : NO

----- Target Parameters

Output File Name : "RCA"
Output Format : NGC
Target Device : xc7a100t-3-csg324

----- Source Options

Top Module Name : RCA
Automatic FSM Extraction : YES
FSM Encoding Algorithm : Auto
Safe Implementation : No
FSM Style : LUT
RAM Extraction : Yes
RAM Style : Auto
ROM Extraction : Yes
Shift Register Extraction : YES
ROM Style : Auto

Resource Sharing : YES
Asynchronous To Synchronous : NO
Shift Register Minimum Size : 2
Use DSP Block : Auto
Automatic Register Balancing : No

---- Target Options

LUT Combining : Auto
Reduce Control Sets : Auto
Add IO Buffers : YES
Global Maximum Fanout : 100000
Add Generic Clock Buffer (BUFG) : 32
Register Duplication : YES
Optimize Instantiated Primitives : NO
Use Clock Enable : Auto
Use Synchronous Set : Auto
Use Synchronous Reset : Auto
Pack IO Registers into IOBs : Auto
Equivalent register Removal : YES

---- General Options

Optimization Goal : Speed
Optimization Effort : 1
Power Reduction : NO
Keep Hierarchy : No
Netlist Hierarchy : As_Optimized
RTL Output : Yes
Global Optimization : AllClockNets
Read Cores : YES
Write Timing Constraints : NO
Cross Clock Analysis : NO
Hierarchy Separator : /
Bus Delimiter : <>
Case Specifier : Maintain
Slice Utilization Ratio : 100
BRAM Utilization Ratio : 100
DSP48 Utilization Ratio : 100
Auto BRAM Packing : NO
Slice Utilization Ratio Delta : 5

=====

=====

* HDL Parsing *

=====

Analyzing Verilog file "D:\quartuslite\brentkung\RCA.v" into library work
Parsing module <FA>.
Parsing module <RCA>.

=====

* HDL Elaboration *

=====

Elaborating module <RCA>.

Elaborating module <FA>.

=====

* HDL Synthesis *

=====

Synthesizing Unit <RCA>.
Related source file is "D:\quartuslite\brentkung\RCA.v".
Summary:
no macro.
Unit <RCA> synthesized.

Synthesizing Unit <FA>.
Related source file is "D:\quartuslite\brentkung\RCA.v".
Found 2-bit adder for signal <n0009> created at line 2.
Found 2-bit adder for signal <n0003> created at line 2.
Summary:
inferred 2 Adder/Subtractor(s).
Unit <FA> synthesized.

=====

HDL Synthesis Report

Macro Statistics
Adders/Subtractors : 32
2-bit adder : 32

=====

=====

* Advanced HDL Synthesis *

=====

=====

Advanced HDL Synthesis Report

Macro Statistics
Adders/Subtractors : 16
2-bit adder carry in : 16

=====

=====

* Low Level Synthesis *

=====

Optimizing unit <RCA> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block RCA, actual ratio is 0.

Final Macro Processing ...

=====

Final Register Report

Found no macro

=====

=====

* Partition Report *

=====

Partition Implementation Status

Clock Information:

No clock signals found in this design

Asynchronous Control Signals Information:

No asynchronous control signals found in this design

Timing Summary:

Speed Grade: -3

Minimum period: No path found

Minimum input arrival time before clock: No path found

Maximum output required time after clock: No path found

Maximum combinational path delay: 4.665ns

Timing Details:

All values displayed in nanoseconds (ns)

Timing constraint: Default path analysis

Total number of paths / destination ports: 330 / 17

Delay: 4.665ns (Levels of Logic = 12)

Source: a<1> (PAD)

Destination: cout (PAD)

Data Path: a<1> to cout

Cell:in->out	fanout	Gate Delay	Net Delay	Logical Name (Net Name)
IBUF:I->O	4	0.001	0.697	a_1_IBUF (a_1_IBUF)
LUT5:I0->O	2	0.097	0.299	faltofa15[2].fa/Madd_n0003_Madd_cy<0>11
(faltofa15[2].fa/Madd_n0003_Madd_cy<0>1)				
LUT3:I2->O	3	0.097	0.305	faltofa15[2].fa/Madd_n0003_Madd_cy<0>12
(faltofa15[2].fa/Madd_n0003_Madd_cy<0>)				
LUT5:I4->O	2	0.097	0.299	faltofa15[5].fa/Madd_n0003_Madd_cy<0>11
(faltofa15[5].fa/Madd_n0003_Madd_cy<0>1)				
LUT3:I2->O	3	0.097	0.305	faltofa15[5].fa/Madd_n0003_Madd_cy<0>12
(faltofa15[5].fa/Madd_n0003_Madd_cy<0>)				
LUT5:I4->O	2	0.097	0.299	faltofa15[8].fa/Madd_n0003_Madd_cy<0>11
(faltofa15[8].fa/Madd_n0003_Madd_cy<0>1)				
LUT5:I4->O	4	0.097	0.309	faltofa15[9].fa/Madd_n0003_Madd_cy<0>11
(faltofa15[9].fa/Madd_n0003_Madd_cy<0>)				
LUT5:I4->O	2	0.097	0.299	faltofa15[12].fa/Madd_n0003_Madd_cy<0>11
(faltofa15[12].fa/Madd_n0003_Madd_cy<0>1)				
LUT3:I2->O	3	0.097	0.305	faltofa15[12].fa/Madd_n0003_Madd_cy<0>12
(faltofa15[12].fa/Madd_n0003_Madd_cy<0>)				
LUT5:I4->O	1	0.097	0.295	faltofa15[15].fa/Madd_n0003_Madd_cy<0>11
(faltofa15[15].fa/Madd_n0003_Madd_cy<0>1)				
LUT3:I2->O	1	0.097	0.279	faltofa15[15].fa/Madd_n0003_Madd_cy<0>12
(faltofa15[15].fa/Madd_n0003_Madd_cy<0>)				
OBUF:I->O		0.000		cout_OBUF (cout)
Total		4.665ns	(0.971ns logic, 3.694ns route)	(20.8% logic, 79.2% route)

Cross Clock Domains Report:

=====

Total REAL time to Xst completion: 8.00 secs

Total CPU time to Xst completion: 7.58 secs

-->

Total memory usage is 4616936 kilobytes

Number of errors : 0 (0 filtered)

Number of warnings : 0 (0 filtered)

Number of infos : 0 (0 filtered)