

```

1  `timescale 1ns / 1ns // `timescale time_unit/time_precision
2
3  module sequence_detector(input [9:0] SW, input [0:0] KEY, output [9:0] LEDR);
4
5      wire w, clock, resetn, out_light;
6      // y_Q represents current state, Y_D represents next state
7      reg [3:0] y_Q, Y_D;
8      localparam A = 4'b0000, B = 4'b0001, C = 4'b0010, D = 4'b0011,
9                  E = 4'b0100, F = 4'b0101, G = 4'b0110;
10
11     /*
12     * SW[0] reset when 0
13     * SW[1] input signal
14     * KEY[0] clock signal
15     * LEDR[3:0] displays current state
16     * LEDR[9] displays output
17     */
18
19     assign w = SW[1];
20     assign clock = ~KEY[0];
21     assign resetn = SW[0];
22
23     always@(*) // state table
24     begin
25         // logic for state transitions
26         case (y_Q)
27             A: begin
28                 if (~w) Y_D = A;
29                 else Y_D = B;
30             end
31             B: begin
32                 if (~w) Y_D = A;
33                 else Y_D = C;
34             end
35             C: begin
36                 if (~w) Y_D = E;
37                 else Y_D = D;
38             end
39             D: begin
40                 if (~w) Y_D = E;
41                 else Y_D = F;
42             end
43             E: begin
44                 if (~w) Y_D = A;
45                 else Y_D = G;
46             end
47             F: begin
48                 if (~w) Y_D = E;
49                 else Y_D = F;
50             end
51             G: begin
52                 if (~w) Y_D = A;
53                 else Y_D = C;
54             end
55             default: Y_D = A;
56         endcase
57
58     end // state_table
59
60     // state Registers
61     always @(posedge clock)
62     begin: state_FFS
63         if(resetn == 1'b0)
64             y_Q <= A; // reset to state A
65         else
66             y_Q <= Y_D;
67     end // state_FFS
68
69     // output logic
70     assign out_light = ((y_Q == F) | (y_Q == G));
71
72     assign LEDR[9] = out_light;
73     assign LEDR[3:0] = y_Q;
74     assign LEDR[8:4] = 5'd0;
75
76 endmodule // sequence_detector

```