

```

1  `timescale 1ns / 1ns // `timescale time_unit/time_precision
2
3  /* top-level entity for the 8-bit counter */
4  module lab5Part1 (input [1:0] SW, input [0:0] KEY, output [9:0] LEDR,
5                  output [6:0] HEX0, HEX1);
6
7      assign LEDR[9:0] = 10'b0000000000; // all LEDs remain off
8      wire [7:0] Q_state; // current state of the counter circuit
9
10     /*
11     * KEY[0] is the clock signal
12     * SW[0] is the clear signal
13     * SW[1] is the enable signal
14     * HEX0, HEX1 are for display of inputs and output
15     * Rest HEX[k] stay off (un-initialized)
16     */
17
18     eightBit_Counter C1 (.clock(~KEY[0]), .clear(SW[0]),
19                        .enable(SW[1]), .Q(Q_state)); // instantiating 8-bit counter
20
21     BCD_to_HEX_Decoder D1 (.C(Q_state[3:0]), .HEX(HEX0)); // display LSB of Q
22     BCD_to_HEX_Decoder D2 (.C(Q_state[7:4]), .HEX(HEX1)); // display MSB of Q
23
24 endmodule // lab5part1
25
26 /* 8-bit counter using 8 serial t_flip-flops */
27 module eightBit_Counter (input clock, clear, enable, output [7:0] Q);
28
29     wire [7:0] T; // (N-1) = 7-bit bus to track toggle inputs. T[0] not used
30     t_flipFlop T0 (.T(enable), .clock(clock), .clear(clear), .Q(Q[0]), .Q_p1(T[1]));
31     // bit 0
32     t_flipFlop T1 (.T(T[1]), .clock(clock), .clear(clear), .Q(Q[1]), .Q_p1(T[2]));
33     // bit 1
34     t_flipFlop T2 (.T(T[2]), .clock(clock), .clear(clear), .Q(Q[2]), .Q_p1(T[3]));
35     // bit 2
36     t_flipFlop T3 (.T(T[3]), .clock(clock), .clear(clear), .Q(Q[3]), .Q_p1(T[4]));
37     // bit 3
38     t_flipFlop T4 (.T(T[4]), .clock(clock), .clear(clear), .Q(Q[4]), .Q_p1(T[5]));
39     // bit 4
40     t_flipFlop T5 (.T(T[5]), .clock(clock), .clear(clear), .Q(Q[5]), .Q_p1(T[6]));
41     // bit 5
42     t_flipFlop T6 (.T(T[6]), .clock(clock), .clear(clear), .Q(Q[6]), .Q_p1(T[7]));
43     // bit 6
44     t_flipFlop T7 (.T(T[7]), .clock(clock), .clear(clear), .Q(Q[7]), .Q_p1(T[0]));
45     // bit 7
46
47 endmodule // eightBit_Counter
48
49 /* t-flip flop module with asynchronous clear */
50 module t_flipFlop (input T, clock, clear, output reg Q, Q_p1);
51
52     // triggered on rising edge of the clock signal and falling edge of clear
53     always @(posedge clock, negedge clear)
54     begin
55         if (clear == 1'b0)
56             Q <= 1'b0; // active-low, asynchronous reset to 0
57         else if (T == 1'b0)
58             Q <= Q; // if toggle is 0, t_flip-flop maintains state
59         else
60             Q <= ~Q; // if toggle is 1, t_flip-flop changes state to T'
61
62         Q_p1 = Q & T; // T for the next t_flip-flop
63     end
64
65 endmodule // t_flipFlop
66
67 /* BCD to common-anode seven-segment display decoder */
68 module BCD_to_HEX_Decoder (input [3:0] C, output [6:0] HEX);
69
70     // maxterms for every segment LEDs with common anode
71     assign HEX[0] = !((C[3]|C[2]|C[1]|!C[0]) & (C[3]|!C[2]|C[1]|C[0]) &
72                      (!C[3]|C[2]|!C[1]|!C[0]) & (!C[3]|!C[2]|C[1]|!C[0]));
73
74 endmodule

```

```
69     assign HEX[1] = !((c[3] | !c[2] | c[1] | !c[0]) & (c[3] | !c[2] | !c[1] | c[0]) &
70         (!c[3] | c[2] | !c[1] | !c[0]) & (!c[3] | !c[2] | c[1] | c[0]) &
71         (!c[3] | !c[2] | !c[1] | c[0]) & (!c[3] | !c[2] | !c[1] | !c[0]));
72
73     assign HEX[2] = !((c[3] | c[2] | !c[1] | c[0]) & (!c[3] | !c[2] | c[1] | c[0]) &
74         (!c[3] | !c[2] | !c[1] | c[0]) & (!c[3] | !c[2] | !c[1] | !c[0]));
75
76     assign HEX[3] = !((c[3] | c[2] | c[1] | !c[0]) & (c[3] | !c[2] | c[1] | c[0]) &
77         (c[3] | !c[2] | !c[1] | !c[0]) & (!c[3] | c[2] | c[1] | !c[0]) &
78         (!c[3] | c[2] | !c[1] | c[0]) & (!c[3] | !c[2] | !c[1] | !c[0]));
79
80     assign HEX[4] = !((c[3] | c[2] | c[1] | !c[0]) & (c[3] | c[2] | !c[1] | !c[0]) &
81         (c[3] | !c[2] | c[1] | c[0]) & (c[3] | !c[2] | c[1] | c[0]) &
82         (c[3] | !c[2] | c[1] | !c[0]) & (c[3] | !c[2] | !c[1] | !c[0]) &
83         (!c[3] | c[2] | c[1] | !c[0]));
84
85     assign HEX[5] = !((c[3] | c[2] | c[1] | !c[0]) & (c[3] | c[2] | !c[1] | c[0]) &
86         (c[3] | c[2] | !c[1] | !c[0]) & (c[3] | !c[2] | !c[1] | !c[0]) &
87         (!c[3] | !c[2] | c[1] | !c[0]));
88
89     assign HEX[6] = !((c[3] | c[2] | c[1] | c[0]) & (c[3] | c[2] | c[1] | !c[0]) &
90         (c[3] | !c[2] | !c[1] | !c[0]) & (!c[3] | !c[2] | c[1] | c[0]));
91
92     endmodule // BCD_to_HEX_Decoder
```