

```

1  `timescale 1ns / 1ns // `timescale time_unit/time_precision
2
3
4  /* top-level module */
5  module lab4Part3 (input [9:0] SW, input [3:0] KEY, output [9:0] LEDR);
6
7      assign LEDR[9:8] = 2'b00; // LEDR[9] and LEDR[8] are off
8      wire [7:0] Q_reg; // carries the register output
9
10     /*
11     * SW[7:0] is the data input bus
12     * SW[9] is the reset
13     * SW[8] is a non-input for any function
14     * KEY[0] is the clock signal
15     * KEY[1] is the parallel load input mode
16     * KEY[2] is the rotate right mode
17     * KEY[3] is the logical shift right mode
18     * LEDR[7:0] is the register output bus
19     */
20
21     universal_ShiftReg U1 (.DATA_IN(SW[7:0]), .LSRight(~KEY[3]), .rotateRight(~KEY[
22 2]),
23                          .ParallelLoad_n(~KEY[1]), .clock(~KEY[0]),
24                          .reset(SW[9]), .Q_out(Q_reg));
25     assign LEDR[7:0] = Q_reg;
26 endmodule // lab4Part3
27
28
29 /* universal shift register */
30 module universal_ShiftReg (input [7:0] DATA_IN, input LSRight, rotateRight,
31                          ParallelLoad_n, clock, reset, output [7:0] Q_out);
32
33     wire [7:0] Q; // carries the output of the flip-flops and subsequent connections
34     assign Q_out = Q; // assigning outputs of flip-flops to the register output
35
36     // instantiation of all 8 flip-flops for the register
37     flipFlop F7 (.clock(clock), .reset(reset), .load_n(ParallelLoad_n),
38                .loadLeft(rotateRight), .left(Q[0]), .right(Q[6]), .data(DATA_IN[7
39 2]),
40                .LSRight(LSRight), .Q(Q[7])); // flip-flop for bit 7 (MSB)
41
42     flipFlop F6 (.clock(clock), .reset(reset), .load_n(ParallelLoad_n),
43                .loadLeft(rotateRight), .left(Q[7]), .right(Q[5]), .data(DATA_IN[6
44 2]),
45                .LSRight(1'b0), .Q(Q[6])); // flip-flop for bit 6
46
47     flipFlop F5 (.clock(clock), .reset(reset), .load_n(ParallelLoad_n),
48                .loadLeft(rotateRight), .left(Q[6]), .right(Q[4]), .data(DATA_IN[5
49 2]),
50                .LSRight(1'b0), .Q(Q[5])); // flip-flop for bit 5
51
52     flipFlop F4 (.clock(clock), .reset(reset), .load_n(ParallelLoad_n),
53                .loadLeft(rotateRight), .left(Q[5]), .right(Q[3]), .data(DATA_IN[4
54 2]),
55                .LSRight(1'b0), .Q(Q[4])); // flip-flop for bit 4
56
57     flipFlop F3 (.clock(clock), .reset(reset), .load_n(ParallelLoad_n),
58                .loadLeft(rotateRight), .left(Q[4]), .right(Q[2]), .data(DATA_IN[3
59 2]),
60                .LSRight(1'b0), .Q(Q[3])); // flip-flop for bit 3
61
62     flipFlop F2 (.clock(clock), .reset(reset), .load_n(ParallelLoad_n),
63                .loadLeft(rotateRight), .left(Q[3]), .right(Q[1]), .data(DATA_IN[2
64 2]),
65                .LSRight(1'b0), .Q(Q[2])); // flip-flop for bit 2
66
67     flipFlop F1 (.clock(clock), .reset(reset), .load_n(ParallelLoad_n),
68                .loadLeft(rotateRight), .left(Q[2]), .right(Q[0]), .data(DATA_IN[1
69 2]),
70                .LSRight(1'b0), .Q(Q[1])); // flip-flop for bit 1
71
72     flipFlop F0 (.clock(clock), .reset(reset), .load_n(ParallelLoad_n),
73                .loadLeft(rotateRight), .left(Q[1]), .right(Q[7]), .data(DATA_IN[0
74 2]),
75                .LSRight(1'b0), .Q(Q[0])); // flip-flop for bit 0 (LSB)

```

```
68
69 endmodule // universal_ShiftReg
70
71
72 /* flip-flop with multiplexers to select input */
73 module flipFlop (input clock, reset, load_n, data, loadLeft, right, left,
74                 LSRight, output reg Q);
75
76     wire R, D;
77
78     /*
79     * loadleft = 1 will select left, and right otherwise
80     * load_n = 0 will select data, and output of rotation select otherwise
81     */
82
83     mux2to1 M1 (.x(right), .y(left), .sel(loadLeft), .f(R)); // left-right rotate
option select
84     mux2to1 M2 (.x(data), .y(R), .sel(load_n), .f(D)); // parallel load and rotate
select
85
86     always @(posedge clock) // triggered on rising edge of the clock signal
87     begin
88
89         if (reset) // active-high, clock synchronous reset to 0
90             Q <= 1'b0;
91         else if (LSRight == 1'b1 && loadLeft == 1'b1) // override D during logical
shift right
92             Q <= 1'b0;
93         else
94             Q <= D; // if reset and LSRight are 0, flip-flop tracks D
95     end
96
97 endmodule // flipFlop
98
99
100 /* 2 to 1 multiplexer */
101 module mux2to1(input x, y, sel, output f);
102
103     assign f = sel ? y : x; // f = y when sel = 1, x otherwise
104
105 endmodule // mux2to1
```