```
`timescale lns / lns // `timescale time_unit/time_precision
 2
 3
 4
      /* top-level module */
5
6
7
8
9
10
     module lab4Part3 (input [9:0] SW, input [3:0] KEY, output [9:0] LEDR);
                   assign LEDR[9:8] = 2'b00; // LEDR[9] and LEDR[8] are off
                   wire [7:0] Q_reg; // carries the register output
11
                      SW[7:0] is the data input bus
12
13
                      Sw[9] is the reset
                    *
                      SW[8] is a non-input for any function
\overline{14}
                    * KEY[0] is the clock signal
                    * KEY[1] is the parallel load input mode

* KEY[2] is the rotate right mode

* KEY[3] is the logical shift right mode
15
16
17
                    * LEDR[7:0] is the register output bus
18
19
20
21
                    universal_ShiftReg U1 (.DATA_IN(SW[7:0]), .LSRight(~KEY[3]), .rotateRight(~KEY[
     2]),
22
                                              .ParallelLoad_n(~KEY[1]), .clock(~KEY[0]),
23
                                              .reset(SW[9]), .Q_out(Q_reg));
24
25
26
27
28
29
                    assign LEDR[7:0] = Q_reg;
     endmodule // lab4Part3
      /* universal shift register */
30
     module universal_ShiftReg (input [7:0] DATA_IN, input LSRight, rotateRight,
31
32
33
34
35
36
                                    ParallelLoad_n, clock, reset, output [7:0] Q_out);
                   wire [7:0] Q; // carries the output of the flip-flops and subsequent connections
                   assign Q_out = Q; // assigning outputs of flip-flops to the register output
                   // instantiation of all 8 flip-flops for the register
37
                   flipFlop F7 (.clock(clock), .reset(reset), .load_n(ParallelLoad_n),
38
                                 .loadLeft(rotateRight), .left(Q[<mark>0</mark>]), .right(Q[<mark>6</mark>]), .data(DATA_IN[<mark>7</mark>
     ]),
39
                                 .LSRight(LSRight), .Q(Q[7])); // flip-flop for bit 7 (MSB)
40
                   41
42
     ]),
43
                                 .LSRight(1'b0), .Q(Q[6])); // flip-flop for bit 6
44
                   45
46
     ]),
47
                                 .LSRight(1'b0), .Q(Q[5])); // flip-flop for bit 5
48
49
                   flipFlop F4 (.clock(clock), .reset(reset), .load_n(ParallelLoad_n),
50
                                 .loadLeft(rotateRight), .left(Q[<mark>5</mark>]), .right(Q[<mark>3</mark>]), .data(DATA_IN[<mark>4</mark>
     ]),
51
52
53
54
                                 .LSRight(1'b0), .Q(Q[4])); // flip-flop for bit 4
                   flipFlop F3 (.clock(clock), .reset(reset), .load_n(ParallelLoad_n),
                                 .loadLeft(rotateRight), .left(Q[4]), .right(Q[2]), .data(DATA_IN[3
     ]),
55
56
57
58
                                 .LSRight(1'b0), .Q(Q[3])); // flip-flop for bit 3
                   flipFlop F2 (.clock(clock), .reset(reset), .load_n(ParallelLoad_n);
                                 .loadLeft(rotateRight), .left(Q[<mark>3</mark>]), .right(Q[<mark>1</mark>]), .data(DATA_IN[<mark>2</mark>
     ]),
59
                                 .LSRight(1'b0), .Q(Q[2])); // flip-flop for bit 2
60
                    \begin{array}{lll} \mbox{flipFlop F1 (.clock(clock), .reset(reset), .load_n(ParallelLoad_n),} \\ & .loadLeft(rotateRight), .left(Q[2]), .right(Q[0]), .data(DATA_IN[1]) \end{array} 
61
62
     ]),
                                 .LSRight(1'b0), .Q(Q[1])); // flip-flop for bit 1
63
64
65
                   flipFlop F0 (.clock(clock), .reset(reset), .load_n(ParallelLoad_n),
                                 .loadLeft(rotateRight), .left(Q[1]), .right(Q[7]), .data(DATA_IN[0
66
     ]),
67
                                 .LSRight(1'b0), .Q(Q[0])); // flip-flop for bit 0 (LSB)
```

```
69
70
      endmodule // universal_ShiftReg
 71
72
73
74
75
76
77
78
79
80
81
      /* flip-flop with multiplexers to select input */
      module flipFlop (input clock, reset, load_n, data, loadLeft, right, left,
                      LSRight, output reg Q);
                   wire R, D;
                      loadleft = 1 will select left, and right otherwise
                    * load_n = 0 will select data, and output of rotation select otherwise
 82
                   mux2to1 M1 (.x(right), .y(left), .sel(loadLeft), .f(R)); // left-right rotate
 83
      option select
 84
                   mux2to1 M2 (.x(data), .y(R), .sel(load_n), .f(D)); // parallel load and rotate
      select
 85
                   always @(posedge clock) // triggered on rising edge of the clock signal
 86
 87
88
                   begin
 89
                       if (reset) // active-high, clock synchronous reset to 0
 90
                      else if (LSRight == 1'b1 && loadLeft == 1'b1) // override D during logical
 91
      shift right
 92
                         Q <= 1'b0;
 93
94
                      else
                          Q <= D; // if reset and LSRight are 0, flip-flop tracks D
 95
                   end
 96
 97
      endmodule // flipFlop
 98
 99
100
      /* 2 to 1 multiplexer */
      module mux2to1(input x, y, sel, output f);
101
102
                   assign f = sel ? y : x; // f = y when sel = 1, x otherwise
103
104
105
      endmodule // mux2to1
```