```
`timescale 1ns / 1ns // `timescale time_unit/time_precision
 3
       /* top-level entity for 4-bit full adder */
module lab3Part2 (input [8:0] SW, output [9:0] LEDR);
 4
5
6
7
8
9
10
                            * SW[3:0] is the input B bus
* SW[7:4] is the input A bus
* SW[8] is the carry-in bit
* LEDR[3:0] is the sum bus
11
12
13
14
                            * LEDR[9] is the carry-out bit
                           15
16
17
18
        endmodule // lab3Part2
19
20
21
22
23
24
25
26
27
28
29
30
31
33
33
34
35
37
        /* 4-bit adder module */
       wire [2:0] C; // carry-pin vector
                           // check schematic for wiring
                          fullAdder bit0 (.c_in(c_in), .a(A[0]), .b(B[0]), .s(S[0]), .c_out(C[0])); fullAdder bit1 (.c_in(C[0]), .a(A[1]), .b(B[1]), .s(S[1]), .c_out(C[1])); fullAdder bit2 (.c_in(C[1]), .a(A[2]), .b(B[2]), .s(S[2]), .c_out(C[2])); fullAdder bit3 (.c_in(C[2]), .a(A[3]), .b(B[3]), .s(S[3]), .c_out(c_out));
        endmodule // fourBitAdder
        /* full adder module */
        module fullAdder (input c_in, a, b, output s, c_out);
38
                           assign s = (a \land b \land c_{in}); // odd function for sum bit assign c_{out} = ((a \& b) \mid (a \& c_{in}) \mid (b \& c_{in})); // majority function for
39
40
        carry-out bit
41
42
        endmodule // fullAdder
```