```
`timescale 1ns / 1ns // `timescale time_unit/time_precision
 3
      /* top-level entity for the morse code generator ^st/
     module lab5Part3 (input [2:0] SW, input [1:0] KEY, input CLOCK_50, output [9:0] LEDR);
 4
5
6
7
8
9
                    assign LEDR[9:1] = 9'd0;
                     morseCode_Generator M1 (.alphabet(SW[1:0]), .reset(KEY[0]), .clock(CLOCK_50),
                                                  .msg_Send(KEY[1]), .morseQueue_Top(LEDR[0]));
10
      endmodule // lab5Part3
11
12
13
14
     module morseCode_Generator (input [2:0] alphabet, input reset, clock, msg_Send,
15
                                       output morseQueue_Top);
16
17
                    wire [12:0] morse_Binary;
wire dwnClk_Enable;
18
19
20
21
22
23
24
                    wire [12:0] queueMorse;
                    assign morseQueue_Top = queueMorse[0];
                    morseCode_Mux M1 (.sel(alphabet), .morseCode(morse_Binary));
                    rateDivider R1 (.clock(clock), .reset(reset), .downClock(dwnClk_Enable));
                    universal_ShiftReg U1 (.DATA_IN(morse_Binary), .ParallelLoad_n(msg_Send);
                                           .clock(dwnClk_Enable), .reset(reset), .Q_out(queueMorse));
25
26
27
      endmodule // morseCode_Generator
28
      /* binary-coded morse selection */
29
30
     module morseCode_Mux (input sel, output reg [12:0] morseCode);
31
                    always @(*)
32
33
34
35
36
37
                    begin
                        case (sel)
                            3'b000: morseCode = 13'b1010100000000; // letter S
3'b001: morseCode = 13'b111000000000; // letter T
3'b010: morseCode = 13'b101011100000; // letter U
3'b011: morseCode = 13'b101011110000; // letter V
38
                            3'b100: morseCode = 13'b1011101110000; // letter w
39
40
                            3'b101: morseCode = 13'b1110101011100; // letter X
41
                            3'b110: morseCode = 13'b1110101110111; // letter Y
42
                            3'b001: morseCode = 13'b1110111010100; // letter z
43
                        endcase
44
45
                    end
46
47
      endmodule // morseCode_Mux
48
49
      /* downclocks input 50 MHz clock to 2Hz */
50
51
52
53
54
55
56
57
      module rateDivider(input clock, reset, output downClock);
                    reg [25:0] cycleCount;
                    always @(posedge clock) // triggered on edges of clock
                    begin
                        if (reset == 1'b0) // synchronous active -low
  cycleCount <= 26'd0;</pre>
58
59
                        else if (cycleCount == 26'd0)
60
                            cycleCount <= 26'd25000000; // reset counter to 25M
61
                        else
62
                            cycleCount <= cycleCount - 1'b1; // decrement state
63
64
                    end
65
                    assign downClock = (\text{cycleCount} == 26'd0) ? (1'b1):(1'b0);
66
67
      endmodule // rateDivider
68
69
     /* universal shift register, being used to store (reversed) morse code */
module universal_ShiftReg (input [12:0] DATA_IN, ParallelLoad_n, clock, reset,
70
71
72
73
                                       output [12:0] Q_out);
74
75
76
                    wire [12:0] Q; // carries the output of the flip-flops and subsequent connections
                    assign Q_out = Q; // assigning outputs of flip-flops to the register output
```

// instantiation of all 13 flip-flops for the register

```
flipFlop F12 (.clock(clock), .reset(reset), .load_n(ParallelLoad_n), .loadLeft(1'b1), .left(Q[0]), .right(Q[11]), .data(DATA_IN[0]), .LSRight(1'b1), .Q(Q[12])); // flip-flop for bit 12
 78
 79
 80
 81
 82
                           flipFlop F11 (.clock(clock), .reset(reset), .load_n(ParallelLoad_n),
                                             .loadLeft(1'b1), .left(Q[12]), .right(Q[10]), .data(DATA_IN[1]), .LSRight(1'b0), .Q(Q[11])); // flip-flop for bit 11
 83
 84
85
                            \begin{array}{lll} \mbox{flipFlop F10 (.clock(clock), .reset(reset), .load_n(ParallelLoad_n),} \\ & .loadLeft(1'b1), .left(Q[11]), .right(Q[9]), .data(DATA_IN[2]), \\ & .LSRight(1'b0), .Q(Q[10])); // \mbox{flip-flop for bit } 10 \end{array} 
 86
 87
 88
 89
                            \begin{array}{lll} \mbox{flipFlop F9 (.clock(clock), .reset(reset), .load_n(ParallelLoad_n), \\ .loadLeft(1'b1), .left(Q[10]), .right(Q[8]), .data(DATA_IN[3]), \\ .LSRight(1'b0), .Q(Q[9])); // \mbox{flip-flop for bit 9} \end{array} 
 90
 91
 92
93
                            \begin{array}{lll} \mbox{flipFlop F8} & (.clock(clock), .reset(reset), .load_n(ParallelLoad_n), \\ & .loadLeft(1'b1), .left(Q[9]), .right(Q[7]), .data(DATA_IN[4]), \\ & .LSRight(1'b0), .Q(Q[8])); \ // \ \mbox{flip-flop for bit 8} \end{array} 
 94
 95
 96
 97
                           98
 99
100
101
                           102
103
104
105
                           106
107
108
109
                           110
111
112
113
                            \begin{array}{lll} \mbox{flipFlop F3} & (.clock(clock), .reset(reset), .load_n(ParallelLoad_n), \\ & .loadLeft(1'b1), .left(Q[4]), .right(Q[2]), .data(DATA_IN[9]), \\ & .LSRight(1'b0), .Q(Q[3])); \ // \ \mbox{flip-flop for bit 3} \end{array} 
114
115
116
117
                            \begin{array}{lll} \mbox{flipFlop F2 } (.\mbox{clock}(\mbox{clock}), .\mbox{reset}(\mbox{reset}), .\mbox{load}_n(\mbox{ParallelLoad}_n), \\ .\mbox{loadLeft}(\mbox{1'b1}), .\mbox{left}(\mbox{Q[3]}), .\mbox{right}(\mbox{Q[1]}), .\mbox{data}(\mbox{DATA}_IN[\mbox{10}]), \\ .\mbox{LSRight}(\mbox{1'b0}), .\mbox{Q}(\mbox{Q[2]})); // \mbox{flip-flop for bit 2} \\ \end{array} 
118
119
120
121
122
                           flipFlop F1 (.clock(clock), .reset(reset), .load_n(ParallelLoad_n),
                                             .loadLeft(1'b1), .left(Q[2]), .right(Q[0]), .data(DATA_IN[11]), .LSRight(1'b0), .Q(Q[1])); // flip-flop for bit 1
123
124
125
                           flipFlop F0 (.clock(clock), .reset(reset), .load_n(ParallelLoad_n),
126
                                             .loadLeft(1'b1), .left(Q[1]), .right(Q[12]), .data(DATA_IN[12]), .LSRight(1'b0), .Q(Q[0])); // flip-flop for bit 0 (LSB)
127
128
129
130
         endmodule // universal_ShiftReg
131
132
         /* flip-flop with multiplexers to select input */
         module flipFlop (input clock, reset, load_n, data, loadLeft, right, left,
133
                               LSRight, output reg ();
134
135
136
                           wire R, D;
137
138
                               loadleft = 1 will select left, and right otherwise
139
140
                              load_n = 0 will select data, and output of rotation select otherwise
141
142
                           mux2to1 M1 (.x(right), .y(left), .sel(loadLeft), .f(R)); // left-right rotate
143
         option select
144
                           mux2to1 M2 (.x(data), .y(R), .sel(load_n), .f(D)); // parallel load and rotate
         select
145
                           // triggered on rising edge of the clock signal and falling edge of clear
146
147
                           always @(posedge clock, negedge reset)
148
                           begin
149
                               if (reset == 1'b0) // active-low, asynchronous reset to 0
150
```

Page 3 of 3 Revision: