```
Date: November 05, 2018
          3
          4
          5
         6
7
8
9
        1Ŏ
       11
       12
13
       \overline{14}
       15
       16
17
       18
19
20
21
22
23
24
25
26
27
28
29
30
31
       32
       33
       34
35
       36
       37
       38
39
       40
       41
42
       43
       44
45
       46
47
48
49
       50
51
52
53
54
55
56
57
59
       60
       61
       62
       63
       64
```

```
`timescale 1ns / 1ns // `timescale time_unit/time_precision
     assign LEDR[9:0] = 10'd0; // all LEDs on the board should be off
                     * KEY[0] is the clock
* SW[3:0] is the dataIn
                     * HEX2 displays dataIn
                     * SW[8:4] is the address
                     * HEX4 and HEX5 display address
                      HEXO displays dataOut
                     * SW[9] is writeEnable
                    wire clock, writeEn;
                    wire [3:0] dataIn, dataOut;
                    wire [4:0] address;
                    assign clock = KEY[0];
                    assign writeEn = SW[9];
                    assign dataIn = SW[3:0]
                    assign address = SW[8:4];
                    hex_decoder D1 (.hex_digit(dataIn), .segments(HEX2))
                    hex_decoder D2 (.hex_digit(dataOut), .segments(HEXO));
hex_decoder D3 (.hex_digit(address[3:0]), .segments(HEX4));
hex_decoder D4 (.hex_digit({3'd0, address[4]}), .segments(HEX5));
                    ram32x4 M1 (.address(address), .clock(clock), .data(dataIn), .wren(writeEn), .q(
     dataOut));
     endmodule // embedded_Memory
      /* bcd to hex for seven-segment display */
     module hex_decoder (input [3:0] hex_digit, output reg [6:0] segments);
                    always @(*)
                    begin
                       case (hex_digit)
                           4'h0: segments = 7'b100_0000;
                           4'h1: segments = 7'b111_1001;
                           4'h2: segments = 7'b010_0100;
                           4'h3: segments = 7'b011_0000;
4'h4: segments = 7'b001_1001;
4'h5: segments = 7'b001_0010;
                           4'h6: segments = 7'b000_0010
                           4'h7: segments = 7'b111_1000;
                           4'h8: segments = 7'b000_0000;
                           4'h9: segments = 7'b001_1000;
                          4'hA: segments = 7'b000_1000;
4'hB: segments = 7'b000_0011;
4'hC: segments = 7'b100_0110;
4'hD: segments = 7'b010_0001;
                           4'hE: segments = 7'b000_0110;
                           4'hF: segments = 7'b000_1110;
                           default: segments = 7'h7f;
                       endcase
                    end
     endmodule // hex_decoder
65
```

| /Lab7Part1/SW | 1000010 | 110 1001001010 | | 1010 | 1100001111 | | 0000010000 | | 0001000000 | | 0100000000 | | 1000010100 | | 0000010100 | | 000000100 | |
|----------------------|---------|----------------|---------|---------|------------|---------|------------|---------|------------|---------|------------|---------|------------|---------|---------------------------|------|-----------|---------|
| /Lab7Part1/KEY | zzz0 | zzz1 | zzz0 | zzz1 | zzz0 | zzz1 | zzz0 | zzz1 | zzz0 | zzz1 | zzz0 | zzz1 | zzz0 | zzz1 | zzz0 | zzz1 | zzz0 | zzz1 |
| [3] | | | | | | | | | | | | | | | | | | |
| [2] | | | | | | | | | | | | | | | | | | |
| [1] | | | | | | | | | | | | | | | | | | |
| [0] | | | | | | | | | | | | | | | | | | |
| /Lab7Part1/HEX0 | 1000000 | 000001 | .0 | 0001000 | | 0001110 | | 0000010 | | 0001000 | | 0001110 |) | 0011001 | | | | 1000000 |
| /Lab7Part1/HEX2 | 0000010 | | 0001000 | | 0001110 | | 1000000 |) | | | | | 0011001 | | • | | | |
| /Lab7Part1/HEX4 | 1111001 | | 0011001 | L | 1000000 | | 1111001 | | 0011001 | | 1000000 | | 1111001 | | - | | 100000 | 0 |
| /Lab7Part1/HEX5 | 1000000 | | | | 1111001 | | 1000000 |) | | | 1111001 | | 1000000 | | : | | | |
| /Lab7Part1/memoryOut | 0000 | 0110 | | 1010 | | 1111 | | 0110 | | 1010 | | 1111 | | 0100 | - | | | 0000 |
| | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | |
| 0 | ps | 100 | 000 ps | 2000 |)0 ps | 3000 |) | 400 | 00 ps | 500 | 00 ps | 600 | 00 ps | 7000 | 1111111111 0 ps | 800 | 00 ps | |

64 65

66 67

68

module fill

```
CLOCK_50,
                                  // On Board 50 MHz
      SW,
                               // On Board Keys
      KEY,
      // The ports below are for the VGA output. Do not change.
      VGA_CLK,
                                  // VGA Clock
// VGA H_SYNC
      VGA_HS,
                                   // VGA V_SYNC
      VGA_VS,
      VGA_BLANK_N,
                                      // VGA BLANK
      VGA_SYNC_N,
                                     VGA SYNC
                                   // VGA Red[9:0]
      VGA_R,
      VGA_G,
                                   // VGA Green[9:0]
      VGA_B
                               // VGA Blue[9:0]
   );
                                      // 50 MHz
   input
               CLOCK_50;
   input [3:0] KEY;
   input [9:0] SW;
   // Do not change the following outputs
   output
                  VGA_CLK;
                                         // VGA clock
                  VGA_HS;
   output
                                           VGA H_SYNC
                  VGA_VS;
VGA_BLANK_N;
   output
                                         // VGA V_SYNC
                                            // VGA BLANK
   output
                  VGA_SYNC_N;
                                         // VGA SYNC
   output
                                        // VGA Red[7:0] Changed from 10 to 8-bit DAC
// VGA Green[7:0]
            [7:0] VGA_R;
   output
            [7:0] VGA_G;
   output
            [7:0] VGA_B;
   output
                                         // VGA Blue[7:0]
   wire resetn;
   assign resetn = KEY[0];
   // the colour, x, y and writeEn wires that are inputs to the controller.
  wire [2:0] colour;
wire [7:0] x;
wire [6:0] y;
   wire writeEn;
   // Defining the number of colours as well as the initial background
   // image file (.MIF) for the controller.
   vga_adapter VGA(
         .resetn(resetn),
.clock(CLOCK_50),
         .colour(colour),
         .x(x),
         y(y)
         .plot(writeEn),
         /lpha Signals for the DAC to drive the monitor. st/
         .VGA_R(VGA_R),
         .VGA_G(VGA_G),
         .VGA_B(VGA_B)
         .VGA_HS(VGA_HS),
         .VGA_VS(VGA_VS),
         .VGA_BLANK(VGA_BLANK_N),
         .VGA_SYNC(VGA_SYNC_N),
.VGA_CLK(VGA_CLK));
      defparam VGA.RESOLUTION = "160x120";
      defparam VGA.MONOCHROME = "FALSE";
      defparam VGA.BITS_PER_COLOUR_CHANNEL = 1;
      defparam VGA.BACKGROUND_IMAGE = "black.mif";
   // Outputs x,y,colour and writeEn for the VGA controller
   .C(colour), .plot(writeEn));
endmodule // fill
```

fill.v

```
`timescale 1ns / 1ns // `timescale time_unit/time_precision
 3
      /* module that handles the action of drawing rectangles */
 4
     module drawRectangle (input clk, resetn, go_X_Y, go_Drw, go_Blk, input [6:0] X_Y_pos, input [2:0] C_in, output [7:0] X, output [6:0] Y, output [2:0] C, output plot
 5
 6
      );
7
8
9
                    wire ld_X, ld_Y_C, blk;
wire [7:0] Y_out, max_X, max_Y;
10
11
                    assign Y = Y_{out}[6:0];
12
                     control C1 (.clk(clk), .resetn(resetn), .go_X_Y(go_X_Y), .go_Drw(go_Drw), .
13
      go_Blk(go_Blk),
                                   .ld_X(ld_X), .ld_Y_C(ld_Y_C), .plot(plot), .blk(blk), .ii(max_X), .
14
      jj(max_Y));
15
16
                    datapath D1 (.clk(clk), .resetn(resetn), .ld_X(ld_X), .ld_Y_C(ld_Y_C), .blk(blk
      ), .ii(max_x),
17
                                   .jj(max_Y), .X_Y_in(X_Y_pos), .C_in(C_in), .X_r(X), .Y_r(Y_out), .
     C_r(C),
18
                                   .plot(plot));
19
20
      endmodule // drawRectangle
21
22
23
      /* module for controlling registers and state transitons */
24
25
     module control (input clk, resetn, go_X_Y, go_Drw, go_Blk, output reg ld_X, ld_Y_C, plot, blk, output reg [7:0] ii, jj);
26
27
28
29
30
31
32
33
                    reg [3:0] current_state, next_state;
                     // state_FF assignments
                                                     = 4'd0,
                     localparam KEY_WAIT
                                                     = 4'd1,
                                   LOAD_X
                                                     = 4'd2,
                                   LOAD_X_WAIT
                                                     = 4'd3,
                                   LOAD_Y_C
                                   LOAD_Y_C_WAIT
                                                     = 4'd4,
34
35
                                                     = 4'd5,
                                   PRINT BLACK
                                                     = 4'd6,
                                   BLACK_WAIT
36
37
38
                                                     = 4'd7,
                                   DRW_SHP
                                                     = 4'd8;
                                   DRW_SHP_WAIT
                     // shape and window sizes
39
                                                     = 8'd4,
                     localparam
                                   SHAPE_SZ_X
                                                     = 8' d4,
40
                                   SHAPE_SZ_Y
41
42
                                                     = 8'd160.
                                   WINDOW_SZ_X
                                                     = 8'd120;
                                   WINDOW_SZ_Y
43
44
                    // state table
always @(*)
45
46
                    begin
47
48
                        case (current_state)
49
50
51
52
53
54
55
56
57
59
                            // remain at KEY_WAIT state until a valid key is pressed
                            KEY_WAIT:
                                          begin
                                              // if only go_Blk is pressed if ((go_Blk == 1'b1) & (go_X_Y == 1'b0))
                                                  next_state = PRINT_BLACK;
                                              // if only go_X is pressed
                                              else if ((go_Blk == 1'b0) & (go_X_Y == 1'b1))
                                                  next_state = LOAD_X;
                                              // if another invalid combination is pressed
                                                  next_state = KEY_WAIT;
60
                                          end
61
                            // load x position
62
                            LOAD_X:
                                          begin
                                              // if only go_X is pressed
if ((go_X_Y == 1'b1) & (go_Blk == 1'b0))
    next_state = LOAD_X_WAIT;
63
64
65
66
                                              // if go_Blk is pressed
67
                                              else if (qo_Blk == 1'b1)
68
                                                  next_state = PRINT_BLACK;
69
                                              else
70
                                                  next_state = LOAD_X;
71
                                          end
```

```
// wait until go_X goes low
 73
                                          next_state = go_X_Y ? LOAD_X_WAIT : LOAD_Y_C;
                          LOAD_X_WAIT:
 74
                             load y position
                          LOAD_Y_C:
                                       begin
 76
                                             if only go_Y is pressed
                                           if ((go_X_Y == 1'b1) & (go_B1k == 1'b0))
                                              next_state = LOAD_Y_C_WAIT;
 78
 79
                                             if go_Blk is pressed
 80
                                           else if (go_Blk == 1'b1)
 81
                                              next_state = PRINT_BLACK;
 82
 83
                                              next_state = LOAD_Y_C;
 84
                                       end
 85
                          // wait until go_Y goes low
 86
                          LOAD_Y_C_WAIT: next_state = go_X_Y ? LOAD_Y_C_WAIT : DRW_SHP;
 87
                          // draw to frame buffer
 88
                          DRW_SHP:
                                       begin
 89
                                           // dont goto draw state w8 unless work is done
                                           // if only go_Drw is pressed if ((go_Drw == 1'b1) & (go_Blk == 1'b0))
 90
 91
 92
                                              next_state = DRW_SHP_WAIT;
 93
                                             if go_Blk is pressed
 94
                                           else if (go_Blk == 1'b1)
 95
                                              next_state = PRINT_BLACK;
 96
 97
                                              next_state = DRW_SHP;
 98
                                       end
 99
                          // start over after drawing
100
                          DRW_SHP_WAIT: next_state = go_Drw ? DRW_SHP_WAIT : KEY_WAIT;
101
                             load black for all pixels
                          PRINT_BLACK:
                                          next_state = go_Blk ? BLACK_WAIT : PRINT_BLACK;
102
                          // wait untile go_Blk goes low
103
104
                          BLACK_WAIT:
                                          next_state = go_Blk ? BLACK_WAIT : KEY_WAIT;
105
                          // stay at KEY_WAIT by default
                          default:
106
                                          next_state = KEY_WAIT;
                       endcase
107
108
109
                   end // state_table
110
111
                    // output logic for datapath control signals
112
                   always @(*)
113
                   begin
115
                       ^{\prime/} all signals are O by default, to avoid latches
                       \hat{1}d_X = 1^{\dagger}b0;
116
                       ld_Y_C= 1'b0;
117
                             = 1'b0;
118
                       b1k
119
                       plot = 1'b0;
                             = 8'd0;
120
                       11
                             = 8'd0;
121
                       ĴĴ
122
123
                       case (current_state)
124
                          LOAD_X:
                                       begin
125
                                           ld_X = 1'b1; // enable load for register X
126
                                       end
                          LOAD_Y_C:
                                       begin
                                           ld_Y_C = 1'b1; // enable load for register Y and C
128
129
                                       end
130
                          DRW_SHP_WAIT:begin // draw square
                                           // enable plot to store values into frame buffer
131
132
                                           plot = 1'b1;
                                           // max cycles for traversing along row (x) axis
133
134
                                           ii = SHAPE\_SZ\_X;
                                           // max cycles for traversing along column (y) axis
135
                                           jj = SHAPE\_SZ\_Y;
136
                                       end
137
                          BLACK_WAIT: begin
138
139
                                             load black for all pixels in the window
                                           b1k = 1'b1;
140
                                           // enable plot to store values into frame buffer
141
                                           plot = 1'b1:
142
                                           // max cycles for traversing along row (x) axis
144
                                           ii = WINDOW_SZ_X;
                                           // max cycles for traversing along column (y) axis
145
                                           jj = WINDOW_SZ_Y;
146
147
```

endcase // no default needed; all of our outputs were assigned a value

```
149
150
                       end // enable_signals
151
152
                       // current_state registers
153
                       always @(posedge clk)
154
                       begin
155
                          if(!resetn)
156
                              current_state <= KEY_WAIT;</pre>
157
158
                              current_state <= next_state;</pre>
159
                       end // state_FFs transition
160
       endmodule // control
161
162
163
164
        /* datapath module */
       module datapath (input clk, resetn, ld_X, ld_Y_C, blk, plot, input [7:0] ii, jj, input [6:0] X_Y_in, input [2:0] C_in, output reg [7:0] X_r, Y_r, output reg [2:0] C_r);
165
166
167
168
                       // input registers
169
                       reg [7:0] X, Y, cnt_ii, cnt_jj;
170
                       reg [2:0] C;
171
172
                       // registers X, Y, C with respective input logic
173
                       always @(posedge clk)
174
                       begin
175
                         if(!resetn)
176
                         begin
                                      <= 8'd0;
177
                                      <= 8'd0;
178
                              cnt_ii<= 8'd0;
179
                              cnt_jj<= 8'd0;</pre>
180
                                      <= 3'd0;
181
                                      <= X;
182
                              X_r
                                      <= Y;
183
                              Y_r
184
                                      <= C;
                              C_r
185
                         end
186
187
                         else
188
                         begin
                              // load X and X_r
if (ld_X == 1'b1)
189
190
191
                              begin
192
                                          <= {1'b0, X_Y_in};
193
                                   X_r \ll X;
194
                              end
                              // load Y, C, Y_r, C_r
if (ld_Y_C == <mark>1'b1</mark>)
195
196
197
                              begin
                                          <= {1'b0, X_Y_in};
198
199
                                          <= C_in;
                                   C
200
                                         <= Y;
                                   Y_r
201
                                         <= C;
202
                              end
                              //set (X,Y) to (0,0) and load C with black if (blk == 1'b1)
203
204
205
                              begin
206
                                          <= 8'd0;
                                  X
                                          <= 8'd0;
                                  Υ
207
                                          <= 3'd0;
208
                                  C
209
                                  X_r
                                          <= X;
210
                                  Y_r
                                          <= Y;
211
                                  c_r
                                          <= C;
212
                              // increment X and Y by ii and jj respectively
if ((cnt_ii == (ii - 1'b1)) & (ii > 8'd0) & (plot == 1'b1))
213
214
215
                              begin
216
                                  cnt_ii <= 8'd0;
217
                                  cnt_jj <= cnt_jj + 1'b1;
218
219
220
                              else if ((ii > 8'd0) & (plot == 1'b1))
221
222
                                  cnt_ii <= cnt_ii + 1'b1;
223
```

```
224
225
226
227
                           begin
228
229
230
                              cnt_jj <= 8'd0;
                           end
231
232
233
                           if (plot == 1'b1)
                           begin
                              X_r <= X + cnt_ii;
Y_r <= Y + cnt_jj;
234
235
                           end
236
                           else
237
                           begin
238
239
240
                              X_r <= 8'd0;
Y_r <= 8'd0;
                           end
241
                       end
242
243
                    end
244
       endmodule // datapath
```

