Final Project Report: ECE241 Digital Systems

Object Identification and Tracking on an FPGA using a camcorder and a Robotic Arm

Kooresh Akhbari (1003870180) Pranshu Malik (1004138916)

1. Introduction

The goal of our project was to make a robot that detects a cup and puts a coin into that cup. This was a practical use for demonstrating object detection and tracking its location in space — all using an FPGA (DE1 SoC) that also coordinates with an Arduino.

We started with the intention to make a robot that is controlled by the FPGA. After consulting our Teaching assistant and iterating on our idea a few times, we finally decided to make a robot that has a camera mounted on it, rotates in a certain radius to find an object, in our case a cup, then drops an item into the cup. All of the video processing is done on the FPGA and we also used an Arduino with a motor controller to interface the motors, since they can't communicate with FPGAs directly. Our system has the flexibility to detect objects of variable sizes and different colors by allowing calibration of the corresponding thresholds. Another use of this robotic system would be for it to track a moving object in its field, while the structure itself can be adapted for other uses such one with an end-effector for drawing all kinds of sketches on a paper.

2. The Design


<u>Electromechanical</u>: The robot's frame was cut out of MDF (Medium Density Fiber). We first made a rough estimate of the size and the height of the robot, then we cut out the main parts of the robot, such as the circular plates and the two vertical stands. Once we had the basic parts of the robot ready, we cut out the top horizontal stick that was used to mount the cup and the camera. This was a critical step, because if it was too short then the camera would have the base of the robot in its video frame and if it was too long then it would exert an excess moment on the top motor's shaft.


All separate parts of the robot were then assembled together using angle brackets along with screws, nuts, and washers to ensure a sturdy connection to the mainframe of the robot.


Then it came to designing the circuitry for some parts of the robot. We took a protoboard and mounted the Arduino, the motor controller, soldered the transistors and the resistors that were used for the LED strips, and lastly, provided a common ground to all individual circuits. This vastly reduced the time that it took us to set up the robot in the future. After having all the electronics together we placed them all under the robot, to package the power supply, the circuit board, and all the wires.

In all, other than the FPGA, we had five other devices which were connected to the robot, a camera, three servo motors, an Arduino, a servo motor controller, LED strip, and a power supply. The camera provided video as input to the FPGA. We used two high torque servo motors, to control the rotation of our robot, and we used a smaller servo motor to control the container for the coin. We also installed an LED strip at the base of the robot to change colors based on the current state of the robot. This served as a hardware/physical debugging platform and an aesthetic addition to the robot. All the devices were powered by a 5v 12A power supply.









The circuit for LED state control was inspired from https://cdn.makezine.com/uploads/2013/07/image04.jpg

Software and controls:

Top-level module: The diagram below depicts the entire process of our system: how all our main modules connect, communicate, and work together. The camera's video-in goes into the video decoder module which decodes the video, converts it from YCbCr format to RGB and streams information, pixel by pixel to our color filter. The color filter binarized the pixels based on the R, G, and B thresholds that are set by the user, which can also be calibrated during runtime. The binarized pixels are the input for our pixel sequence detector module, which detects the presence of an object meeting the minimum dimensions, that can again be changed by the user during runtime. Once an object is found, the GPIO-Arduino interface is sent a signal from the detector module. This change is communicated to the Arduino in a specific way, which then controls the motors and LEDs in a particular routine. The Audio module also plays a specific audio file given the same state signals as the Arduino.




Diagram 1: Top-level overview of the project

Calibrate module: It lets the user change either the minimum dimension of the object (cup) or the color threshold. The particular threshold can be selected using the onboard switches and incremented or decremented using two keys.




Diagram 2: Overview of the calibration module

Color filter module: It takes in the converted pixels in RGB (30 bits) format from the decoder and then binarizes it based on the threshold, which can be changed during runtime through the calibrate module, allowing the user to optimize the detector for that environment that the robot is in.




Diagram 3: Overview of the color filter module

Pixel Sequence Detector: For every frame, determined by vertical sync, this module goes through all the rows of pixels, one-by-one in real-time, and counts the maximum number of consecutive white pixels only in the central region of the frame. If that number exceeds or matches the threshold, then that means two things: first, that the object has been found and, second, that the centroid can be calculated. All the start and end positions for such lines of white pixels are recorded and the centroid is calculated by bisecting the line corresponding to the maximum count. The pixels reaching over the threshold are displayed as red, implying that the object has been found. The centroid as a single dot (pixel) displayed in the next frame once the corresponding pixel of that coordinate is read by the FPGA. This module also sends the object_found signal to the GPIO-Arduino interface.




Diagram 4: Overview of the pixel sequence detector module

GPIO-Arduino interface module: This module communicates what the robot should do, to the Arduino. If the object is found while searching or if the reset key is pressed at any time during its operation, this module sends the corresponding changes to the Arduino through the GPIO pins. The output signal is changed in a very controlled manner where, first, it signals the Arduino to anticipate a change and then allows it enough time to register the change. This was done to make sure no "garbage" signals are interpreted by the robot that disrupts its routine. If there is no change in state, then the FPGA maintains its previous signal and the robot remains in its previous routine.




Diagram 5: Overview of the GPIO-Arduino interface module

Arduino sketch: This contains the runtime instructions for the robot, based on the input signals from the FPGA. They are routines set for searching, placing, resetting position, and stopping the robotic arm. It first checks for a valid signal, since the transmission medium can be lossy, unpredictable, or even damaged. Once, it detects a signal change request from the FPGA

and records a valid input signal (routine), the routine is switched from the current one to the one requested by the FPGA. If there were no changes detected then it would follow its previous routine.




Diagram 6: Overview of the Arduino sketch (runtime instructions)

Audio control module: This module has a ram in it, which stores three different tunes in it. It takes in three enable signals from the GPIO-Arduino interface module which represent which state the robot is it, for example searching for the cup, dropping the coin, or if it has found the cup. Accordingly, the corresponding tune is accessed from the RAM which makes the FPGA play the sound clip that was specified for that state.





Diagram 7: Overview of the audio control module

3. Report on Success

We met all the milestones for our project to make the robot detect a cup object then drop an object into it, and in the final week of the project, we decided to add more features to our robot and smoothen all its operations.

We first added an LED strip whose color signified the different states that the robot was in. Then we added audio that was supposed to change according to the to the current state of the robot. It worked fine with switches or a single signal wire, but unfortunately, we could not figure out how to have it work autonomously based on multiple signals for the state of the robot. That was because the circuit had multiple clocks, potentially asynchronous (out of phase), for both audio and video which were not providing proper synchronization signals.

One fix we had for this was to have to two FPGAs communicating via GPIO pins, one handling the audio side and one handling the video side. We did not implement this, because we thought to have two FPGAs might have been against the rules of the project, therefore we just controlled them with switches on the final day.



Video explaining our project: YouTube

4. What we would do differently

Initially, when we designed and built the robot we did not have an efficient way to set it up and connect all the wires. Therefore it always took us a significant amount of time (~20 minutes) to connect everything together. As a result, we had to sacrifice a day to make an efficient system that would basically make the robot "plug and play". We decided to get a protoboard and solder all the main wires onto it which helped us reduce our set-up time to ~5 minutes. Therefore if we were to do this project again we would design the robot to hold the wires in a neater way from the start and also have the PCB to manage all the wiring and centrally connect all the hardware.

We would have also spent more time and effort into experimenting with the color filter, to make it more sophisticated. At the current moment, the color filter only binarizes the pixels of the video, but it would be better to use a filtered input for the binarization itself so that noise can be reduced. Also, if time allowed, adding dynamic calibration would have definitely been a major focus of the project, so that we would not have to calibrate it ourselves every time. Also, as mentioned in the previous sections, we would have had two FPGAs talk to each other for controlling the audio and video separately and also try to add the motion tracking functionality in our system.

Appendices: Verilog Code and Schematics

Appendix A: Verilog Code

Code-block 1: Pixel Detector Module

```
`timescale 1ns / 1ns // `timescale time unit/time precision
module pixel_sequence_detector (
                           input [29:0] input_pixel,
                                        vsync,
                                        hsync,
                                        clock,
                           input [10:0] x_curr,
                                        y_curr,
                           input [8:6]SW,
                           input [2:0] KEY,
                           output [10:0] x_start,
                                        y_start,
                                        x_end,
                                        y_end,
                                  x_center,
                                        y_center,
                                  x_out,
                                        y_out,
                           output [8:0] count,
                           output [7:0] counter_wire,
                           output [29:0] output_pixel,
                                       object_found,
                           output [2:0] current_state_pixel);
wire
                    ld_max_count,
                    ld_x_s_max,
                    ld_y_s_max,
                    ld_x_e_max,
                    ld_y_e_max,
                    ld_x_s,
                    ld_y_s,
                    ld_x_e,
                    ld_y_e,
                    ld_x_curr,
                    ld_y_curr,
                    ld_count;
control C1 ( .input_pixel (input_pixel),
                           .vsync (vsync),
                           .hsync (hsync),
                           .clock (clock),
                           .ld_max_count (ld_max_count),
                           .ld_x_s_max (ld_x_s_max),
                           .ld_y_s_max (ld_y_s_max),
```

```
.ld_x_e_max (ld_x_e_max),
                           .ld_y_e_max (ld_y_e_max),
                           .ld_x_s (ld_x_s),
                           .ld_y_s (ld_y_s),
                           .ld_x_e (ld_x_e),
                           .ld_y_e (ld_y_e),
                           .ld_x_curr (ld_x_curr),
                           .ld_y_curr (ld_y_curr),
                           .ld_count (ld_count));
datapath D1 (
                           .input_pixel (input_pixel),
                           .vsync (vsync),
                           .hsync (hsync),
                           .clock (clock),
                           .ld_max_count (ld_max_count),
                           .ld_x_s_max (ld_x_s_max),
                           .ld_y_s_max (ld_y_s_max),
                           .ld_x_e_max (ld_x_e_max),
                           .ld_y_e_max (ld_y_e_max),
                           .ld_x_s (ld_x_s),
                           .ld_y_s (ld_y_s),
                           .ld_x_e (ld_x_e),
                           .ld_y_e (ld_y_e),
                           .ld_count (ld_count),
                           .ld_x_curr (ld_x_curr),
                           .ld_y_curr (ld_y_curr),
                           .x_curr (x_curr),
                           .y_curr (y_curr),
                           .count (count),
                           .x_start (x_start),
                           .y_start (y_start),
                           .x_end (x_end),
                           .y_end (y_end),
                           .x_center (x_center),
                           .y_center (y_center),
                           .x_out (x_out),
                           .y_out (y_out),
                           .output_pixel (output_pixel),
                           .object_found (object_found),
                           .SW(SW),
                           .KEY(KEY),
                           .counter_threshold(counter_wire),
                           .current_state(current_state_pixel));
module control (
                           input [29:0] input_pixel,
                                               vsync,
                                               hsync,
```

```
clock,
                                              ld_max_count,
                                              ld_x_s_max,
                                              ld_y_s_max,
                                              ld_x_e_max,
                                              ld_y_e_max,
                                              ld_x_s,
                                        ld_y_s,
ld_x_e,
                                              ld_y_e,
                                              ld_x_curr,
                                              ld_y_curr,
                                              ld_count);
                          reg [3:0] current_state, next_state;
                                        READ_PIXEL= 3'd0,
                          localparam
                                                     REG_START = 3'd1,
                                                     COUNT_PIXEL = 3'd2,
                                                     NEW_PIXEL = 3'd3,
                                                     REG_END = 3'd4;
                          always @(*)
                          case (current_state)
                                 READ_PIXEL:next_state = (input_pixel > 0)?REG_START:READ_PIXEL;
                                 REG_START: next_state = COUNT_PIXEL;
                                 COUNT_PIXEL:next_state = (input_pixel > 0) ? NEW_PIXEL : REG_END;
                                 NEW_PIXEL:next_state = COUNT_PIXEL;
                                 REG_END:
                                                   next_state = READ_PIXEL;
                                 default: next_state = READ_PIXEL;
                          // output logic for datapath control signals
                          always @(*)
                                 ld_max_count = 1'b0;
                                 ld_x_s_max = 1'b0;
                                 ld_y_s_max = 1'b0;
                                 ld_x_e_max = 1'b0;
```

```
ld_y_e_max = 1'b0;
      ld_x_s = 1'b0;
      ld_y_s
      ld_x_e
      ld_y_e
      ld_x_curr
      ld_y_curr = 1'b0;
      ld_count
      case (current_state)
            READ_PIXEL: begin
                                           // nothing
            REG_START: begin
                                           ld_x_s
                                           ld_y_s
            COUNT_PIXEL:begin
                                           ld_count
            NEW_PIXEL:begin
                                           ld_x_curr = 1'b1;
                                           ld_y_curr = 1'b1;
            REG_END:
                                           ld_x_e
                                           ld_y_e
                                           Ld_max_count = 1'b1;
                                           ld_x_s_max = 1'b1;
                                           ld_y_s_max = 1'b1;
                                           ld_x_e_max = 1'b1;
                                           ld_y_e_max = 1'b1;
always @(posedge clock)
      if(vsync == 1'b1)
            current_state <= READ_PIXEL;</pre>
            current_state <= next_state;</pre>
```

```
[29:0]input_pixel,
                          vsync,
                          hsync,
                          clock,
                          ld_max_count,
                          ld_x_s_max,
                          ld_y_s_max,
                          ld_x_e_max,
ld_y_e_max,
                          1d_x_s
                          1d_y_s
                          ld_x_e,
                          ld_y_e,
                    ld_x_curr,
                          ld_y_curr,
                          ld_count,
             [10:0]x_curr,
                          y_curr,
input [8:6] SW,
                   [2:0] KEY,
output reg [8:0] count,
            [10:0] x_start,
                          y_start,
                          x_end,
                          y_end,
                          x_center,
                          y_center,
             x_out,
                          y_out,
output reg [29:0] output_pixel,
output reg
                          object_found,
output reg[7:0] counter_threshold,
output[2:0] current_state
reg [10:0] x_s, x_e, x_s_max, x_e_max,
             y_s, y_e, y_s_max, y_e_max,
             x_curr_reg, y_curr_reg;
reg [8:0]
             max_count, vsync_count;
localparam
                          X_LIM_START
                                              = 9'd200,
                                              = 9'd300,
                          X_LIM_END
                                              = 9'd250,
                          Y_LIM_START
                          Y_LIM_END
                                              = 9'd300;
always @(posedge clock)
```

module datapath (

```
if ((counter_threshold <= 8'd5))</pre>
                                                 counter_threshold <= 8'd30;</pre>
                                   else if((counter_threshold >= 8'd100))
                                                 counter_threshold <= 8'd30;</pre>
                                   else if (enable_pixel_add)
                                          counter_threshold <= counter_threshold + 8'd5;</pre>
                                   else if (enable_pixel_sub)
                                          counter_threshold <= counter_threshold - 8'd5;</pre>
                                   else if (reset_pixel)
                                         begin
                                          counter_threshold <= 8'd30;</pre>
                                          counter_threshold = counter_threshold;
wire enable_pixel_add,
      enable_filter_add,
      enable_pixel_sub,
      enable_filter_sub,
      reset_pixel,
      reset_filter;
calibrate pixel ( .SW(SW),
                            .KEY(KEY),
                            .clock(clock),
                            .enable_pixel_add(enable_pixel_add),
                            .enable_filter_add(enable_filter_add),
                            .enable_pixel_sub(enable_pixel_sub),
                            .enable_filter_sub(enable_filter_sub),
                            .reset_pixel(reset_pixel),
                            .reset_filter(reset_filter),
                            .current_state(current_state));
                            always @(posedge clock)
```

```
if(vsync == 1'b1)
                            <= 11'd0;
                             <= 11'd0;
              x_e
                            <= 11'd0;
              x_s_max
                            <= 11'd0;
              x_e_max
                             <= 11'd0;
              y_s
                             <= 11'd0;
              у_е
                            <= 11'd0;
              y_s_max
              y_e_max
                            <= 11'd0;
              x_curr_reg <= 11'd0;</pre>
              y_curr_reg <= 11'd0;</pre>
              count <= 9'd0;</pre>
              max_count<= 9'd0;</pre>
              vsync_count <= vsync_count + 1;</pre>
else if(hsync == 1'b1)
              count <= 1'b0;</pre>
              if ((ld_x_s == 1'b1) & (ld_y_s == 1'b1))
              begin
                                   <= x_curr;
                       x_s
                                   <= y_curr;
                       y_s
                       x_curr_reg <= x_curr;</pre>
                       y_curr_reg <= y_curr;</pre>
                       count
                                   <= 9'd0;
                       max_count <= 9'd0;</pre>
                       if (vsync_count > 500)
                             object_found <= 1'b0;</pre>
                             vsync_count <= 0;</pre>
              if (ld_count == 1'b1)
                       if ((x_s > X_LIM_START) & (x_s < X_LIM_END) &</pre>
                              (y_s > Y_LIM_START) & (y_s < Y_LIM_END))
                             count <= count + 1;</pre>
              if ((ld_x_curr == 1'b1) & (ld_y_curr == 1'b1))
                     x_curr_reg <= x_curr;</pre>
                     y_curr_reg <= y_curr;</pre>
```

```
(ld_max_count
                                    == 1'b1) &
                      (ld_x_s_max == 1'b1) &
                      (ld_y_s_max == 1'b1) &
                      (ld_x_e_max == 1'b1) &
                      (ld_y_e_max == 1'b1) &
                      (ld_x_e
                                    == 1'b1) &
                      (ld_y_e
                                    == 1'b1)
              if (count >= max_count)
                      max_count<= count;</pre>
                      x_s_max <= x_s;
                      y_s_max <= y_s;</pre>
                      x_e <= x_curr;</pre>
                      y_e <= y_curr;</pre>
                      x_e_max <= x_e;</pre>
                      y_e_max <= y_e;</pre>
               if(max_count > threshold)
                      x_{em} = (x_s_{max} + ((x_e_{max} + x_s_{max})/2));
                      y_center <= y_e_max;</pre>
                      object_found <= 1'b1;</pre>
                      output_pixel <= {10'b1111111100, 10'd0,10'd0};
if (object_found == 1'b1)
       x_out <= x_center;</pre>
       y_out <= y_center;</pre>
       output_pixel <= {10'b1111111100, 10'd0, 10'd0};
       object_found <= 1'b0;</pre>
       x_out <= x_curr;</pre>
       y_out <= y_curr;</pre>
       output_pixel <= input_pixel;</pre>
if ((count > counter_threshold) & (input_pixel != 0))
       output_pixel <= {10'b11111111100, 10'd0, 10'd0};</pre>
       object_found <= 1'b1;</pre>
```

Code-block 2: Color filter

```
module Color_Filter (
input clk,
input [9:0] oVGA_Red,
input [9:0] oVGA_Green,
input [9:0] oVGA_Blue,
input [8:6] SW,
input [2:0] KEY,
output reg [29:0] filtered_color,
output reg [9:0] counter_threshold,
output [2:0] current_state);
wire enable_pixel_add,
      enable_filter_add,
      enable_pixel_sub,
      enable_filter_sub,
      reset_pixel,
      reset_filter;
calibrate filter
                           (.SW(SW),
                           .KEY(KEY),
                           .clock(clk),
                           .enable_pixel_add(enable_pixel_add),
                           .enable_filter_add(enable_filter_add),
                           .enable_pixel_sub(enable_pixel_sub),
                           .enable_filter_sub(enable_filter_sub),
                           .reset_pixel(reset_pixel),
                           .reset_filter(reset_filter),
                           .current_state(current_state));
                           always @(posedge clk)
                                  if ((counter_threshold <= 10'd0))</pre>
                                                counter_threshold <= 10'd600;</pre>
                                  else if((counter_threshold >= 10'd1020))
                                                counter_threshold <= 10'd600;</pre>
```

```
else if (enable_filter_add)
                                           counter_threshold <= counter_threshold + 10'd10;</pre>
                                    else if (enable_filter_sub)
                                           counter_threshold <= counter_threshold - 10'd10;</pre>
                                   else if (reset_filter)
                                           counter_threshold <= 10'd600;</pre>
                                           counter_threshold <= counter_threshold;</pre>
always @ (posedge clk)
       if ((oVGA_Red < counter_threshold) & (oVGA_Green < counter_threshold) & (oVGA_Blue <
counter_threshold))
                     filtered_color <= 30'd0; // black</pre>
       else filtered_color <= 30'b111111111001111111110011111111100; // white</pre>
```

Code-block 3: Calibrate module

```
.reset_filter(reset_filter), .clock(clock), .current_state(current_state));
module control_calibration (input [8:6] SW,
                           input [2:0]KEY,
                           inputclock,
                                        enable_pixel_add,
                                        enable_filter_add,
                                               enable_pixel_sub,
                                               enable_filter_sub,
                                               reset_pixel,
                                               reset_filter,
                          output reg [2:0] current_state);
                          reg [2:0] next_state;
                          localparam
                                                     KEY_WAIT
                                                                        = 3'd0,
                                                                        = 3'd1,
                                                     CALIBRATE
                                                     CALIBRATE_WAIT
                                                     RESET
                                                                        = 3'd3,
                                                     RESET_WAIT
                                                                        = 3'd4;
                          always @(*)
                                 case (current_state)
                                       KEY_WAIT: if ((KEY[2] ^ KEY[1]) & (SW[6] == 0))
                                                     next_state = CALIBRATE;
                                                     else if (SW[6] == 1)
                                                           next_state = RESET;
                                                     next_state = KEY_WAIT;
                                       CALIBRATE:next_state = CALIBRATE_WAIT;
                                       CALIBRATE_WAIT: next_state = ((KEY[2] == 1) & (KEY[1] ==
1)) ? KEY_WAIT : CALIBRATE_WAIT;
                                       RESET:
                                                     next_state = RESET_WAIT;
```

```
RESET_WAIT: next_state = (SW[6]==0) ? KEY_WAIT: RESET_WAIT;
             default: next_state = KEY_WAIT;
always @(*)
      enable_pixel_add = 1'd0;
      enable_filter_add = 1'd0;
      enable_pixel_sub = 1'd0;
      enable_filter_sub = 1'd0;
      reset_pixel
      reset_filter
                         = 1'd0;
      case (current_state)
             KEY_WAIT:
             CALIBRATE: if ((SW[8] == 1) & (SW[7] == 0) & (KEY[2] == 0))
                                       enable_filter_add = 1'd1;
                   else if ((SW[8] == 1) & (SW[7] == 0) & (KEY[1] == 0))
                                       enable_filter_sub = 1'd1;
                   else if ((SW[8] == 0) & (SW[7] == 1) & (KEY[2] == 0))
                                       enable_pixel_add = 1'd1;
                   else if ((SW[8] == 0) & (SW[7] == 1) & (KEY[1] == 0))
                                       enable_pixel_sub = 1'd1;
             CALIBRATE_WAIT: ; // nothing
             RESET:
                                if ((SW[8] == 1) & (SW[7] == 0))
                                       reset_filter = 1'd1;
                                else if ((SW[8] == 0) & (SW[7] == 1))
                                       reset_pixel = 1'd1;
                                else if ((SW[8] == 0) & (SW[7] == 0))
                                       reset_pixel = 1'd1;
                                       reset_filter = 1'd1;
```

```
end
//
RESET_WAIT: ; // nothing

// no default needed; all of our outputs were assigned a

value

endcase

end // enable_signals

// current_state registers
always @(posedge clock)
begin
if(~KEY[0] == 1)
current_state <= KEY_WAIT;
else
current_state <= next_state;
end // state_FFS</pre>
endmodule // control_calibration
```

Code-block 4: GPIO-Arduino interface

```
module GPIO_Arduino (input
                                 reset,
                                        object_found,
                                        clock_50,
                    output [4:0]
                                        sig_out,
                                        counted,
                                 implement,
                                        start_ctr);
control_ard C0 (.reset(reset),
                                  .object_found(object_found),
                                  .counted(counted),
                                  .clock(clock_50),
                                  .send_search(send_search),
                                  .send_place(send_place),
                                  .send_stop(send_stop),
                                  .send_reset_position(send_reset_position),
                                  .start_ctr(start_ctr),
                                   .SW(SW)
datapath_ard D0 (.send_search(send_search),
                                  .send_place(send_place),
```

```
.send_stop(send_stop),
                                .send_reset_position(send_reset_position),
                                .implement(implement),
                                .clock(clock_50),
                                .signal_out(sig_out));
counter CTR1 (.clock(clock_50),
                           .start_ctr(start_ctr),
                           .counted(counted),
                           .implement(implement));
module control_ard (input
                                       reset,
                                       object_found,
                                       counted,
                                       clock,
                                       SW,
                                       send_search,
                                       send_place,
                                       send_stop,
                                       send_reset_position,
                                       start_ctr);
                          reg [3:0] current_state, next_state;
                          localparam START_ROUTINE
                                                          = 4'd0,
                                       SET_RESET
                                                          = 4'd2,
                                       RESET
                                       SET_SEARCH
                                                          = 4'd3,
                                                          = 4'd4,
                                       SEARCH
                                       SEARCH_META
                                                          = 4'd5,
                                       SET_PLACE
                                                          = 4'd7,
                                       PLACE
                                       SET_STOP
                                       STOP
                                                          = 4'd9;
                          always @(*)
                                case (current_state)
                                       START_ROUTINE:
                                                                 next_state = SET_RESET;
                                       SET_RESET:
                                                                 if ((!counted) & (!reset))
```

```
next_state = SET_RESET;
                           else if (reset)
                                 next_state =START_ROUTINE;
                                 next_state = RESET;
RESET:
                    next_state=(SW==0)? RESET : SET_SEARCH;
SET_SEARCH:
                           if ((!counted) & (!reset))
                                 next_state = SET_SEARCH;
                           else if (reset)
                                 next_state =START_ROUTINE;
                                 next_state = SEARCH;
                    begin
SEARCH:
                           if ((!object_found) & (!reset))
                                 next_state = SEARCH;
                           else if (reset)
                                 next_state =START_ROUTINE;
                                 next_state = SEARCH_META;
SEARCH_META:
                           next_state = SET_PLACE;
SET_PLACE:
                           if ((!counted) & (!reset))
                                 next_state = SET_PLACE;
                           else if (reset)
                                 next_state =START_ROUTINE;
                                 next_state = PLACE;
PLACE:
                          next_state = SET_STOP;
SET_STOP:
                           if ((!counted) & (!reset))
                                 next_state = STOP;
                           else if (reset)
                                 next_state =START_ROUTINE;
```

```
next_state = STOP;
                    STOP:
                                              if (reset)
                                                     next_state =START_ROUTINE;
                                                     next_state = STOP;
                                        next_state = START_ROUTINE;
      always @(*)
             send_search
             send_place
                                              = 1'b0;
             send_stop
             send_reset_position
             start_ctr
             case (current_state)
                    START_ROUTINE:
                                              send_reset_position = 1;
                                              start_ctr = 1;
                    SET_RESET:
                                              send_reset_position = 1;
RESET:
                                              send_search = 1;
                                              start_ctr = 1;
                    SET_SEARCH:
                                              send_search = 1;
                    SEARCH:
                                              send_search = 1;
```

```
SEARCH_META:
                                                                    send_place = 1;
                                                                    start_ctr = 1;
                                         SET_PLACE:
                                                                    send_place = 1;
                                         PLACE:
                                                                    send_stop = 1;
                                                                    start_ctr = 1;
                                         SET_STOP:
                                                                    send_stop = 1;
                                         STOP:
                                                                    send_reset_position = 1;
                           always @(posedge clock)
                                  if(reset)
                                         current_state <= START_ROUTINE;</pre>
                                         current_state <= next_state;</pre>
module datapath_ard
                                                send_search,
                           (input
                                                send_place,
                                                send_stop,
                                                send_reset_position,
                                                implement,
                                                clock,
                     output reg [4:0] signal_out);
                           localparam
                                                                    = 4'b1000,
                                         SEARCH
```

```
PLACE
                                           RESET_POSITION
                                                                         = 4'b0010,
                                           STOP
                                                                         = 4'b0001;
                             always @(posedge clock)
                                    if(send_reset_position)
                                           signal_out [4:1] <= RESET_POSITION;</pre>
                                    else if (send_search)
                                           signal_out [4:1] <= SEARCH;</pre>
                                    else if (send_place)
                                           signal_out [4:1] <= PLACE;</pre>
                                    else if(send_stop)
                                           signal_out [4:1] <= STOP;</pre>
                                    signal_out[0] <= implement;</pre>
module counter (input clock, start_ctr, output reg counted, implement);
                             reg [26:0] cycleCount;
                             always @(posedge clock) // triggered on edges of clock
                                    if (start_ctr == 1'b1) // synchronous active-high
                                           cycleCount <= 27'd500000000;</pre>
                                           counted <= 1'b0;</pre>
                                           implement <= 1'b0;</pre>
                                    else if (cycleCount > 27'd25000000)
                                           cycleCount <= cycleCount - 1'b1; // decrement state</pre>
                                           counted <= 1'b0;</pre>
                                           implement <= 1'b0;</pre>
```

Code-block 5: Arduino code

```
#include <Wire.h>
#define SEARCH 1
#define RESET POSITION 3
#define STOP 4
// servo constants
// motor pin# on PCA9685 servo controller
```

```
#define BASE MIN 10
#define TOP MIN 0
#define CUP MIN 180
#define CUP DELAY 3
#define RED PIN 8
#define BLUE PIN 10
// intitialize runtime global variables:
int signal_in[4] = {0, 0, 1, 0}; // start with reset
int arm_state[3] = {BASE_MIN, TOP_MIN, CUP_MIN}; // {BASE, TOP, CUP}
int arm_routine = RESET_POSITION; // start with reset
bool signal changed = false; // no change from start
// setup servo motor object
Adafruit_PWMServoDriver pwm = Adafruit_PWMServoDriver();
void setup() {
Serial.begin(9600);
pwm.begin();
pwm.setPWMFreq (FREQUENCY);
pinMode (10, INPUT);
void moveMotor (int angle, int motor_pin) {
int pulse_wide, pulse_width;
pulse_wide = map (angle, 0, 180, MIN_PULSE_WIDTH, MAX_PULSE_WIDTH);
pulse_width = int (float (pulse_wide)/1000000 * FREQUENCY * 4096);
```

```
// control Motor
pwm.setPWM (motor_pin, 0, pulse_width);
/* detects change in input signal */
void signal in change () {
// FPGA's GPIO set A8 = 0 when changing
if ((analogRead(A8)/IN_THRESH == 0) && (analogRead(A9)/IN_THRESH + analogRead(A10)/
IN_THRESH + analogRead(A11)/IN_THRESH + analogRead(A12)/IN_THRESH) == 1) {
if (signal_in[0] != (analogRead (A9))/IN_THRESH ||
signal_in[1] != (analogRead (A10))/IN_THRESH ||
signal_in[2] != (analogRead (A11))/IN_THRESH ||
signal_in[3] != (analogRead (A12))/IN_THRESH) {
signal_in[0] = (analogRead (A9))/IN_THRESH;
signal_in[1] = (analogRead (A10))/IN_THRESH;
signal_in[2] = (analogRead (A11))/IN_THRESH;
signal in[3] = (analogRead (A12))/IN THRESH;
Serial.println("NEW SIGNAL REGISTERED");
signal_changed = true; // input signal changed
else if (analogRead(A8)/IN_THRESH == 0) {
Serial.println("INVALID ROUTINE REQUESTED");
signal changed = true;
else if (analogRead(A8)/IN_THRESH == 1) {
Serial.println("NO CHANGE IN INPUT SIGNAL DETECTED");
signal_changed = false;
else { // error
Serial.println("INVALID SIGNAL CHANGE FLAG STATE");
signal changed = false;
void set_routine () {
* signal in 4:1 = 1 0 0 0 --> SEARCH (1)
```

```
if ((signal_in[3] == 1) && (signal_in[2] == 0) &&
(signal_in[1] == 0) && (signal_in[0] == 0)) {
// set routine to SEARCH
Serial.println("ROUTINE SET TO SEARCH");
arm routine = SEARCH;
else if ((signal_in[3] == 0) && (signal_in[2] == 1)
&& (signal_in[1] == 0) && (signal_in[0] == 0)) {
// set routine to PLACE
Serial.println("ROUTINE SET TO PLACE");
arm routine = PLACE;
else if ((signal_in[3] == 0) && (signal_in[2] == 0)
&& (signal_in[1] == 1) && (signal_in[0] == 0)) {
Serial.println("ROUTINE SET TO RESET POSITION");
arm_routine = RESET_POSITION;
else if ((signal_in[3] == 0) && (signal_in[2] == 0)
&& (signal_in[1] == 0) && (signal_in[0] == 1)) {
Serial.println("ROUTINE SET TO STOP");
arm_routine = STOP;
else { // default case is STOP
arm routine = STOP;
Serial.println ("ARM STOPPED: DEFAULT STATE");
/* arm routines */
void do_routine () {
switch (arm_routine) {
case SEARCH:
Serial.println("SEARCH ROUTINE INITIATED");
analogWrite(RED_PIN, 15);
analogWrite(GREEN_PIN, 15);
analogWrite(BLUE_PIN, 0);
// rotate base from current position to BASE_MAX degrees
for (int angle = arm_state[0]; (angle < BASE_MAX) &&</pre>
```

```
(analogRead(A8)/600 == 1); angle++) {
moveMotor ((arm_state[0]), BASE_MOTOR);
arm_state[0]++; // update arm_state[0] for base motor
// yellow while searching
analogWrite(RED_PIN, 15);
analogWrite(GREEN_PIN, 15);
analogWrite(BLUE_PIN, 0);
delay(BASE_DELAY);
// rotate base from BASE_MAX to BASE_MIN degrees
for (int angle = arm_state[0]; (angle > BASE_MIN)
&& (analogRead(A8)/600 == 1); angle--) {
moveMotor ((arm_state[0]), BASE_MOTOR);
arm_state[0]--; // update arm_state[0] for base motor
analogWrite(RED_PIN, 15);
analogWrite(GREEN_PIN, 15);
analogWrite(BLUE_PIN, 0);
delay(BASE_DELAY);
signal_in_change();
break;
case PLACE:
Serial.println("PLACE ROUTINE INITIATED");
// rotate top from 0 to TOP MAX degrees
for (int angle = arm_state[1]; angle < TOP_MAX; angle++) {</pre>
moveMotor ((arm_state[1]), TOP_MOTOR);
arm_state[1]++; // update arm_state[1] for top motor
// green while placing
analogWrite(RED_PIN, 0);
analogWrite(GREEN_PIN, 255);
analogWrite(BLUE_PIN, 0);
delay(TOP_DELAY);
// rotate cup from CUP_MIN to CUP_MAX degrees
for (int angle = arm_state[2]; angle > CUP_MAX; angle--) {
moveMotor ((arm_state[2]), CUP_MOTOR);
arm_state[2]--; // update arm_state[2] for cup motor
// green while placing
analogWrite(RED_PIN, 0);
analogWrite(GREEN_PIN, 255);
```

```
analogWrite(BLUE_PIN, 0);
delay(CUP_DELAY);
// rotate cup from CUP_MAX to CUP_MIN degrees
for (int angle = arm_state[2]; angle < CUP_MIN; angle++) {</pre>
moveMotor ((arm_state[2]), CUP_MOTOR);
arm_state[2]++; // update arm_state[2] for cup motor
// blue after placing
analogWrite(RED_PIN, 0);
analogWrite(GREEN_PIN, 0);
analogWrite(BLUE_PIN, 255);
delay(CUP_DELAY);
// rotate top from TOP_MAX to TOP_MIN degrees
for (int angle = arm_state[1]; angle > TOP_MIN; angle--) {
moveMotor ((arm_state[1]), TOP_MOTOR);
arm_state[1]--; // update arm_state[1] for top motor
analogWrite(RED_PIN, 0);
analogWrite(GREEN_PIN, ∅);
analogWrite(BLUE_PIN, 255);
delay(TOP_DELAY);
analogWrite(RED_PIN, 0);
analogWrite(GREEN_PIN, ∅);
analogWrite(BLUE_PIN, 255);
signal_in[2] = 0;
signal_in[0] = 1;
arm routine = STOP;
break;
case RESET_POSITION:
Serial.println("RESET POSITION ROUTINE INITIATED");
// set all motors to starting state
moveMotor (BASE_MIN, BASE_MOTOR);
// white while reset
analogWrite(RED_PIN, 15);
analogWrite(GREEN_PIN, 15);
```

```
analogWrite(BLUE_PIN, 15);
delay(500);
moveMotor (TOP_MIN, TOP_MOTOR);
// white while reset
analogWrite(RED_PIN, 15);
analogWrite(GREEN_PIN, 15);
analogWrite(BLUE_PIN, 15);
delay(500);
moveMotor (CUP_MIN, CUP_MOTOR);
// white while reset
analogWrite(RED_PIN, 15);
analogWrite(GREEN_PIN, 15);
analogWrite(BLUE_PIN, 15);
delay(500);
// reset states for all motors
arm_state[0] = BASE_MIN;
arm_state[1] = TOP_MIN;
arm_state[2] = CUP_MIN;
break;
case STOP:
while (!signal_changed) {
Serial.println("STOP ROUTINE INITIATED");
// red while in stop
analogWrite(RED_PIN, 255);
analogWrite(GREEN_PIN, 0);
analogWrite(BLUE_PIN, 0);
// check for signal change
signal_in_change();
delay(200);
break;
default: // error: no motors are moved
Serial.println ("INVALID ROUTINE PROCESSED");
void loop() {
if (!signal_changed) {
 do routine();
```

```
Serial.println("ROUTINE GRACEFULLY IMPLEMENTED");
signal_in_change();
delay(5);
}
else if (signal_changed) {
set_routine ();
signal_in_change ();
Serial.println("SIGNAL GRACEFULLY CHANGED");
delay(5);
}
else { // error
Serial.println("ERROR: INVALID STATE"); // should not reach here
delay(500);
}
// delay 1ms to make stable transition to start of loop
delay (1);
}
```

Code-block 6: Audio

```
module Audio_main
                    (input
                                  CLOCK_50,
                    input [0:0] KEY,
                    input send_search,
 send_place,
 send_stop,
                                  AUD_BCLK,
                                  AUD_ADCLRCK,
                                  AUD_DACLRCK,
                                  AUD ADCDAT,
                                  AUD XCK,
                                  AUD_DACDAT
                                  FPGA_I2C_SDAT,
                                  FPGA_I2C_SCLK);
// Internal Wires
wire
                    audio in available;
wire
             [31:0] left_channel_audio_in;
             [31:0] right_channel_audio_in;
wire
wire
                    read_audio_in;
wire
                    audio_out_allowed;
wire
             [31:0] left_channel_audio_out;
             [31:0] right_channel_audio_out;
wire
                    write_audio_out;
wire
```

```
wire
              [5:0] audio_out_ram;
wire
              [15:0] address_count;
assign read_audio_in = audio_in_available & audio_out_allowed;
assign write_audio_out = audio_in_available & audio_out_allowed;
reg [15:0] address;
reg [15:0] cycleCount;
reg [15:0] address_start, address_end;
always @(posedge CLOCK_50) // triggered on edges of clock
       if (~KEY[0])
              address_start <= 16'd0;</pre>
              address_end <= 16'd0;</pre>
              cycleCount <= 16'd0;</pre>
              address <= address_start;</pre>
       if (send_search)
              address_start <= 16'd0;</pre>
              address_end <= 16'd27100;
              cycleCount <= 16'd0;</pre>
              address <= address_start;</pre>
       else if (send_place)
              address start <= 16'd27101;
              address_end <= 16'd43830;
              cycleCount <= 16'd0;</pre>
              address <= address_start;</pre>
       else if (send_stop)
              address_start <= 16'd43831;</pre>
              address end <= 16'd54300;
              cycleCount <= 16'd0;</pre>
              address <= address_start;</pre>
       if (cycleCount== 16'd2000) // synchronous active-high
              address <= address + 16'd1;</pre>
              cycleCount <= 16'd0;</pre>
```

```
cycleCount <= cycleCount + 16'd1;</pre>
      if (address == address_end)
             cycleCount <= 16'd0;</pre>
             address <= address_start;</pre>
assign address_count = address;
audio_ram2 ar (
       .address(address_count),
       .clock(CLOCK_50),
      .data(),
       .wren(1'b0),
       .q(audio_out_ram));
Audio_ControllerAC (// Inputs
                    .CLOCK_50(CLOCK_50),
                    .reset(~KEY[0]),
                    .clear_audio_in_memory(),
                    .read_audio_in(read_audio_in),
                    .clear_audio_out_memory(),
                    .left_channel_audio_out({audio_out_ram, 26'b0}),
                    .right_channel_audio_out(32'b0),
                    .write_audio_out(1'b1),
                    .AUD_ADCDAT(AUD_ADCDAT),
                    // Bidirectionals
                    .AUD_BCLK(AUD_BCLK),
                    .AUD_ADCLRCK(AUD_ADCLRCK),
                    .AUD_DACLRCK(AUD_DACLRCK),
                    .left_channel_audio_in(left_channel_audio_in),
                    .right_channel_audio_in(right_channel_audio_in),
                    .audio_in_available(audio_in_available),
                    .audio_out_allowed(audio_out_allowed),
                    .AUD_DACDAT(AUD_DACDAT),
```

```
.AUD_XCK(AUD_XCK));
endmodule // Audio_main
```

Code-block 7: Top-level module

```
// Terasic grants permission to use and modify this code for use
// in synthesis for all Terasic Development Boards and Altera Development
// This VHDL/Verilog or C/C++ source code is intended as a design reference
// consistency and functionality through the use of formal
//Terasic Technologies Inc
module DE1 SoC TV (
inoutADC_CS_N,
output ADC_DIN,
inputADC DOUT,
output ADC_SCLK,
```

```
inputAUD_ADCDAT,
inoutAUD_ADCLRCK,
inoutAUD_BCLK,
output AUD_DACDAT,
inoutAUD DACLRCK,
output AUD_XCK,
inputCLOCK2_50,
inputCLOCK3_50,
inputCLOCK4_50,
inputCLOCK_50,
output[12:0] DRAM_ADDR,
output[1:0]DRAM_BA,
output DRAM_CAS_N,
output DRAM_CKE,
output DRAM_CLK,
output DRAM_CS_N,
inout [15:0] DRAM_DQ,
output DRAM_LDQM,
output DRAM_RAS_N,
output DRAM_UDQM,
output DRAM_WE_N,
output FAN_CTRL,
output FPGA_I2C_SCLK,
inoutFPGA_I2C_SDAT,
output [8:4] GPIO_0,
output[6:0]HEX0,
output[6:0]HEX1,
output[6:0]HEX2,
```

```
output[6:0]HEX3,
output[6:0]HEX4,
output[6:0]HEX5,
`ifdef ENABLE HPS
inoutHPS_CONV_USB_N,
output[14:0] HPS_DDR3_ADDR,
output[2:0]HPS_DDR3_BA,
output HPS_DDR3_CAS_N,
output HPS_DDR3_CKE,
output HPS_DDR3_CK_N,
output HPS_DDR3_CK_P,
output HPS_DDR3_CS_N,
output[3:0]HPS_DDR3_DM,
inout [31:0] HPS_DDR3_DQ,
inout [3:0] HPS DDR3 DQS N,
inout [3:0]HPS_DDR3_DQS_P,
output HPS_DDR3_ODT,
output HPS_DDR3_RAS_N,
output HPS_DDR3_RESET_N,
inputHPS_DDR3_RZQ,
output HPS_DDR3_WE_N,
output HPS_ENET_GTX_CLK,
inoutHPS_ENET_INT_N,
output HPS ENET MDC,
inoutHPS_ENET_MDIO,
inputHPS ENET RX CLK,
input [3:0]HPS_ENET_RX_DATA,
inputHPS_ENET_RX_DV,
output[3:0]HPS_ENET_TX_DATA,
output HPS_ENET_TX_EN,
inout [3:0]HPS_FLASH_DATA,
output HPS_FLASH_DCLK,
output HPS FLASH NCSO,
inoutHPS_GSENSOR_INT,
inoutHPS_I2C1_SCLK,
inoutHPS_I2C1_SDAT,
inoutHPS_I2C2_SCLK,
inoutHPS_I2C2_SDAT,
inoutHPS_I2C_CONTROL,
inoutHPS_KEY,
inoutHPS_LED,
inoutHPS_LTC_GPIO,
output HPS_SD_CLK,
inoutHPS_SD_CMD,
```

```
inout [3:0]HPS_SD_DATA,
output HPS_SPIM_CLK,
inputHPS_SPIM_MISO,
output HPS_SPIM_MOSI,
inoutHPS_SPIM_SS,
inputHPS_UART_RX,
output HPS_UART_TX,
inputHPS_USB_CLKOUT,
inout [7:0]HPS_USB_DATA,
inputHPS_USB_DIR,
inputHPS_USB_NXT,
output HPS_USB_STP,
inputIRDA_RXD,
output IRDA_TXD,
input [3:0]KEY,
output[9:0]LEDR,
inoutPS2_CLK,
inoutPS2_CLK2,
inoutPS2_DAT,
inoutPS2_DAT2,
input [9:0]SW,
input TD_CLK27,
input[7:0]TD_DATA,
input TD_HS,
outputTD_RESET_N,
input TD_VS,
output[7:0]VGA_B,
output VGA_BLANK_N,
output VGA_CLK,
output[7:0]VGA_G,
output VGA_HS,
output[7:0]VGA_R,
output VGA_SYNC_N,
output VGA_VS);
```

```
//REG/WIRE declarations
wire
       CLK_18_4;
wire CLK 25;
wire
              AUD_CTRL_CLK;// For Audio Controller
wire
     [15:0] YCbCr;
wire
      [9:0] TV_X;
wire
              TV_DVAL;
       For VGA Controller
wire [9:0] mRed;
wire [9:0] mGreen;
wire [9:0] mBlue;
wire
     [10:0] VGA_X;
wire [10:0] VGA_Y;
wire VGA_Read; // VGA data request
wire m1VGA_Read; // Read odd field
wire m2VGA_Read; // Read even field
wire
      [7:0] mY;
wire [7:0] mCb;
wire
     [7:0] mCr;
wire [15:0] mYCbCr;
wire [15:0] mYCbCr_d;
wire [15:0] m1YCbCr;
wire [15:0] m2YCbCr;
wire
     [15:0] m3YCbCr;
wire TD_Stable;
Wire DLY0;
wire
      DLY1;
wire DLY2;
      [3:0] Remain;
wire
      [9:0] Quotient;
wire
              mDVAL;
       [15:0] m4YCbCr;
wire
```

```
wire [15:0] m5YCbCr;
wire [8:0] Tmp1, Tmp2;
wire [7:0] Tmp3, Tmp4;
wireNTSC;
wirePAL;
assign TD_RESET_N = 1'b1;
assign LED
               = VGA_Y;
                                        ? 1'b0 : VGA_Read
assign m1VGA_Read =
                       VGA_Y[0]
                                       ? VGA_Read
? m1YCbCr
assign m2VGA_Read =
                       VGA_Y[0]
assign mYCbCr_d =
                     !VGA_Y[0]
                                                                : m2YCbCr
assign mYCbCr = m5YCbCr;
assign Tmp1 = m4YCbCr[7:0]+mYCbCr_d[7:0];
assign Tmp2 =
                m4YCbCr[15:8]+mYCbCr_d[15:8];
assign Tmp3 =
                Tmp1[8:2]+m3YCbCr[7:1];
assign Tmp4 =
                Tmp2[8:2]+m3YCbCr[15:9];
assign m5YCbCr
                = {Tmp4,Tmp3};
TD Detect
                      u2
                                  .oTD_Stable(TD_Stable),
                                   .oNTSC(NTSC),
                                   .oPAL(PAL),
                                   .iTD_VS(TD_VS),
                                   .iTD_HS(TD_HS),
                                   .iRST_N(KEY[0]));
Reset_Delay
                       u3
                                  .iCLK(CLOCK_50),
                                   .iRST(TD_Stable),
                                   .oRST_0(DLY0),
                                   .oRST_1(DLY1),
                                   .oRST_2(DLY2));
ITU 656 Decoder
                       u4
                             .iTD_DATA(TD_DATA),
                             .oTV_X(TV_X)
                             .oYCbCr(YCbCr),
                             .oDVAL(TV_DVAL),
                             // Control Signals
```

```
.iSwap_CbCr(Quotient[0]),
                                  .iSkip(Remain==4'h0),
                                  .iRST_N(DLY1),
                                  .iCLK_27(TD_CLK27));
DIV
                                        .aclr(!DLY0),
                                        .clock(TD_CLK27),
                                        .denom(4'h9),
                                        .numer(TV_X),
                                        .quotient(Quotient),
                                         .remain(Remain));
      SDRAM frame buffer
Sdram_Control_4Port u6
                           .REF_CLK(TD_CLK27),
                           .CLK_18(AUD_CTRL_CLK),
                           .RESET_N(DLY0),
                           .WR1_DATA(YCbCr),
                           .WR1(TV_DVAL),
                           .WR1 FULL(WR1 FULL),
                           .WR1_ADDR(0),
                           .WR1_MAX_ADDR(NTSC ? 640*507 : 640*576),// 525-18
                           .WR1_LENGTH(9'h80),
                           .WR1_LOAD(!DLY0),
                           .WR1_CLK(TD_CLK27),
                    .RD1_DATA(m1YCbCr),
                    .RD1(m1VGA_Read),
                    .RD1_ADDR(NTSC ? 640*13 : 640*22), // Read odd field and bypess blanking
                           .RD1_MAX_ADDR(NTSC ? 640*253 : 640*262),
                           .RD1_LENGTH(9'h80),
                    .RD1_LOAD(!DLY0),
                           .RD1_CLK(TD_CLK27),
                           .RD2_DATA(m2YCbCr),
                    .RD2(m2VGA_Read),
                    .RD2_ADDR(NTSC ? 640*267 : 640*310),// Read even field and bypess blanking
                           .RD2_MAX_ADDR(NTSC ? 640*507 : 640*550),
                           .RD2_LENGTH(9'h80),
                    .RD2_LOAD(!DLY0),
                           .RD2_CLK(TD_CLK27),
                           .SA(DRAM_ADDR),
              .BA(DRAM_BA),
                     .CS_N(DRAM_CS_N),
                     .CKE(DRAM_CKE),
                     .RAS_N(DRAM_RAS_N),
              .CAS_N(DRAM_CAS_N),
                     .WE_N(DRAM_WE_N),
```

```
.DQ(DRAM_DQ),
                    .DQM({DRAM_UDQM,DRAM_LDQM}),
                          .SDR_CLK(DRAM_CLK));
YUV422_to_444 u7 ( // YUV 4:2:2 Input
                                             .iYCbCr(mYCbCr),
                                             .oY(mY),
                                             .oCb(mCb),
                                              .oCr(mCr),
                                              .iX(VGA_X-160),
                                             .iCLK(TD_CLK27),
                                             .iRST_N(DLY0));
YCbCr2RGB
                  u8
                                .Red(mRed),
                                .Green(mGreen),
                                .Blue(mBlue),
                                .oDVAL(mDVAL),
                                .iY(mY),
                                .iCb(mCb),
                                .iCr(mCr),
                                .iDVAL(VGA_Read),
                                .iRESET(!DLY2),
                                .iCLK(TD_CLK27));
     VGA Controller
wire [9:0] vga_r10;
wire [9:0] vga_g10;
wire [9:0] vga_b10;
assign VGA_R = vga_r10[9:2];
assign VGA_G = vga_g10[9:2];
assign VGA_B = vga_b10[9:2];
     color filter
wire [29:0] filter_out;
wire [9:0] counter_filter;
Color Filter CF1
                   (.clk(TD_CLK27),
                    .oVGA_Red(mRed),
                    .oVGA_Green(mGreen),
                    .oVGA_Blue(mBlue),
                    .filtered_color(filter_out),
                    .SW(SW[8:6]),
                    .KEY(KEY[2:0]),
                    .counter_threshold(counter_filter),
```

```
.current_state(current_state_filter));
wire [10:0] x_curr, y_curr, x_start, y_start, x_end, y_end, x_center, y_center, x_out, y_out;
wire [8:0] count;
wire [7:0] counter_wire;
wire [29:0] output_filtered;
assign x_curr = VGA_X;
assign y_curr = VGA_Y;
wire [2:0] current_state_pixel, current_state_filter;
                          P1
                                 (.input_pixel (filter_out),
pixel_sequence_detector
                                 .vsync (TD_VS),
                                 .hsync (TD_HS),
                                 .clock (TD_CLK27),
                                 .x_curr (x_curr),
                                 .y_curr (y_curr),
                                 .x_start (x_start),
                                 .y_start (y_start),
                                 .x_end (x_end),
                                 .y_end (y_end),
                                 .x_center (x_center),
                                 .y_center (y_center),
                                 .x_out (x_out),
                                 .y_out (y_out),
                                 .count (count),
                                 .counter_wire(counter_wire),
                                 .KEY (KEY [2:0]),
                                 .object_found (object_found),
                                 .output_pixel (output_filtered),
                                 .SW(SW[8:6]),
                                 .current_state_pixel(current_state_pixel));
wire
             object_found, counted, implement, reset_ctr;
wire [4:0]
            signal_out;
assign GPIO_0[8:4] = signal_out;
GPIO_Arduino ARD1 (.reset(~KEY[3]),
                   .object_found(object_found),
                    .clock_50(CLOCK_50),
                    .sig_out(signal_out),
                   .counted(counted),
                   .implement(implement),
                    .start_ctr(reset_ctr),
                    .SW(SW[9]));
reg [23:0] Hex_wire;
always @ (posedge CLOCK_50)
      if ((SW[1] == 0) & (SW[2] == 0))
```

```
Hex_wire <= {signal_out[4:1], 3'd0, reset_ctr, 3'd0, counted, 3'd0, implement, 3'd0,</pre>
signal_out[0], 3'd0, object_found};
      else if ((SW[1] == 1) & (SW[2] == 0))
      begin
      Hex_wire <= {1'd0, current_state_pixel, 4'd0, 8'd0, counter_wire};</pre>
      else if ((SW[2] == 1) & (SW[1] == 0))
      Hex_wire <= {1'd0, current_state_filter, 8'd0, 2'd0, counter_filter};</pre>
SEG7_LUT_6 u0
                    (.oSEG0(HEX0),
                    .oSEG1(HEX1),
                    .oSEG2(HEX2),
                    .oSEG3(HEX3),
                    .oSEG4(HEX4),
                    .oSEG5(HEX5),
                    .iDIG(Hex wire));
reg [29:0] output_pixel2;
always @ (posedge CLOCK_50)
             if (SW[0] == 1) output_pixel2 <= output_filtered;</pre>
             else output_pixel2 <= {mRed, mBlue, mGreen};</pre>
VGA_Ctrl
             u9
                    .iRed(output_pixel2[29:20]),
                    .iGreen(output_pixel2[9:0]),
                    .iBlue(output_pixel2[19:10]),
                    .oCurrent_X(VGA_X),
                    .oCurrent_Y(VGA_Y),
                    .oRequest(VGA_Read),
                    .oVGA_R(vga_r10),
                    .oVGA_G(vga_g10),
                    .oVGA_B(vga_b10),
                    .oVGA_HS(VGA_HS),
                    .oVGA_VS(VGA_VS),
                    .oVGA_SYNC(VGA_SYNC_N),
                    .oVGA_BLANK(VGA_BLANK_N),
                    .oVGA_CLOCK(VGA_CLK),
                    .iCLK(TD_CLK27),
                     .iRST_N(DLY2));
```

```
Line_Buffer u10
                   (.aclr(!DLY0),
                   .clken(VGA_Read),
                   .clock(TD_CLK27),
                   .shiftin(mYCbCr_d),
                   .shiftout(m3YCbCr));
Line_Buffer u11
                   (.aclr(!DLY0),
                   .clken(VGA_Read),
                   .clock(TD_CLK27),
                   .shiftin(m3YCbCr),
                   .shiftout(m4YCbCr));
I2C_AV_Config
                   u1
                   .iCLK(CLOCK_50),
                   .iRST_N(KEY[0]),
                   .I2C_SCLK(FPGA_I2C_SCLK),
                    .I2C_SDAT(FPGA_I2C_SDAT));
Audio_main
             audio (.CLOCK_50(CLOCK_50),
                    .KEY(KEY[0]),
                    .object_found(object_found),
                   .AUD_BCLK(AUD_BCLK),
                    .AUD_ADCLRCK(AUD_ADCLRCK),
                    .AUD_DACLRCK(AUD_DACLRCK),
                    .AUD_ADCDAT(AUD_ADCDAT),
                    .AUD_XCK(AUD_XCK),
                    .AUD_DACDAT(AUD_DACDAT));
```




Figure 1: Top-level schematic of the calibration module




Figure 2: Top-level schematic of Pixel Sequence Detector module




Figure 3: Top-level schematic of the GPIO-Arduino Interface module