```
`timescale 1ns / 1ns // `timescale time_unit/time_precision
     3
 4
5
6
7
8
9
                   assign LEDR[9:0] = 10'b00000000000; // all LEDs remain off
                   wire [7:0] Q_state; // current state of the counter circuit
1Ŏ
                     KEY[0] is the clock signal
11
12
                    * SW[0] is the clear signal
13
                    * SW[1] is the enable signal
14
                    * HEXO, HEX1 are for display of inputs and output
15
                    * Rest HEX[k] stay off (un-initialized)
16
17
                    18
19
20
21
22
                    BCD_to_HEX_Decoder D1 (.C(Q_state[\frac{3:0}{1}), .HEX(HEX0)); // display LSB of Q BCD_to_HEX_Decoder D2 (.C(Q_state[\frac{7:4}{1}), .HEX(HEX1)); // display MSB of Q
23
24
     endmodule // lab5part1
25
26
     /* 8-bit counter using 8 serial t_flip-flops */
27
     module eightBit_Counter (input clock, clear, enable, output [7:0] Q);
28
                   wire [7:0] T; // (N-1) = 7-bit bus to track toggle inputs. T[0] not used t_flipFlop TO (.T(enable), .clock(clock), .clear(clear), .Q(Q[0]), .Q_p1(T[1]));
29
30
      // bit 0
                   t_flipFlop T1 (.T(T[1]), .clock(clock), .clear(clear), .Q(Q[1]), .Q_p1(T[2]));
31
     // bit 1
32
                   t_flipFlop T2 (.T(T[2]), .clock(clock), .clear(clear), .Q(Q[2]), .Q_p1(T[3]));
     // bit 2
                   t_flipFlop T3 (.T(T[3]), .clock(clock), .clear(clear), .Q(Q[3]), .Q_p1(T[4]));
33
     // bit 3
34
                   t_flipFlop T4 (.T(T[4]), .clock(clock), .clear(clear), .Q(Q[4]), .Q_p1(T[5]));
     // bit 4
                   t_flipFlop T5 (.T(T[5]), .clock(clock), .clear(clear), .Q(Q[5]), .Q_p1(T[6]));
35
     // bit 5
                   t_flipFlop T6 (.T(T[6]), .clock(clock), .clear(clear), .Q(Q[6]), .Q_p1(T[7]));
36
     // bit 6
37
                   t_flipFlop T7 (.T(T[7]), .clock(clock), .clear(clear), .Q(Q[7]), .Q_p1(T[0]));
     // bit 7
38
     endmodule // eightBit_Counter
39
40
41
     /* t-flip flop module with asynchronous clear */
42
     module t_flipFlop (input T, clock, clear, output reg Q, Q_p1);
43
                   // triggered on rising edge of the clock signal and falling edge of clear
44
45
                   always @(posedge clock, negedge clear)
46
                   begin
47
                      if (clear == 1'b0)
  Q <= 1'b0; // active-low, asynchronous reset to 0
else if (T == 1'b0)</pre>
48
49
50
51
52
53
54
55
56
                         Q <= Q; // if toggle is 0, t_flip-flop maintains state
                      else
                         Q <= ~Q; // if toggle is 1, t_flip-flop changes state to T'
                      Q_p1 = Q \& T; // T for the next t_flip-flop
57
                   end
58
59
     endmodule // t_flipFlop
60
61
     /* BCD to common-anode seven-segment display decoder */
62
     module BCD_to_HEX_Decoder (input [3:0] C, output [6:0] HEX);
63
64
                   // maxterms for every segment LEDs with common anode assign \text{HEX}[0] = !((C[3]|C[2]|C[1]|!C[0]) \& (C[3]|!C[2]|C[1]|!C[0]) \& (!C[3]|!C[2]|C[1]|!C[0]);
65
66
67
68
```

```
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
                         assign HEX[2] = !((C[3]|C[2]|!C[1]|C[0]) & (!C[3]|!C[2]|C[1]|C[0]) & (!C[3]|!C[2]|!C[1]|C[0]) & (!C[3]|!C[2]|!C[1]|!C[0]));
                        assign HEX[4] = !((C[3]|C[2]|C[1]|!C[0]) & (C[3]|C[2]|!C[1]|!C[0]) & (C[3]|!C[2]|C[1]|C[0]) & (C[3]|!C[2]|C[1]|C[0]) & (C[3]|!C[2]|C[1]|C[0]) & (C[3]|C[2]|C[1]|C[0]) & (C[3]|C[2]|C[1]|C[0]);
                        assign HEX[5] = !((C[3]|C[2]|C[1]|!C[0]) & (C[3]|C[2]|!C[1]|C[0]) & (C[3]|C[2]|!C[1]|C[0]) & (C[3]|C[2]|C[1]|C[0]) & (C[3]|C[2]|C[1]|C[0]);
86
87
88
89
                         assign HEX[6] = !((C[3]|C[2]|C[1]|C[0]) & (C[3]|C[2]|C[1]|!C[0]) & (C[3]|!C[2]|!C[1]|!C[0]) & (!C[3]|!C[2]|C[1]|C[0]);
90
91
92
       endmodule // BCD_to_HEX_Decoder
```

Page 2 of 2 Revision: Part3