```
3
   4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
56
57
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
```

```
`timescale 1ns / 1ns // `timescale time_unit/time_precision
/* top-level entity for ALU */
module lab3Part3 (input [7:0] SW, input [2:0] KEY, output [9:0] LEDR,
                        output [6:0] HEXO, HEX2, HEX4, HEX5);
                assign LEDR[9:8] = 2'b00; // LEDR[9] and LEDR[8] are off
                wire [7:0] ALUout;
                 * SW[3:0] is the input B bus
                 * SW[7:4] is the input A bus
                 * KEY[2:0] is the operation selection bus

* LEDR[7:0] is the ALU output bus

* HEXO, HEX2, HEX4, HEX5 are for display of inputs and output

* HEX1 and HEX3 stay off (un-initialized)
                bcdDecoder disp_A (.C(SW[7:4]), .HEX(HEX2)); // display input A
bcdDecoder disp_B (.C(SW[3:0]), .HEX(HEX0)); // display input B
                ALU M1 (.A(SW[7:4]), .B(SW[3:0]), .opSelect(KEY[2:0]), .ALUout(ALUout)); // instantiating ALU
                assign LEDR[7:0] = ALUout; // display ALUout bus
bcdDecoder disp_ALUout_1 (.C(ALUout[3:0]), .HEX(HEX4)); // display on HEX4
bcdDecoder disp_ALUout_2 (.C(ALUout[7:4]), .HEX(HEX5)); // display on HEX5
endmodule // lab3Part2
/* Arithmetic Logic Unit with 7 possible operations */
module ALU (input [3:0] A, B, input [2:0] opSelect, output [7:0] ALUout);
                // case 0
                // case 1
                assign opOut_1[4:0] = (A + B); // bitwise addition operator assign opOut_1[7:5] = 3'b000; // pad the rest bits to zero
                // case 2
                assign opOut_2[3:0] = \sim(A & B); // bitwise nand assign opOut_2[7:4] = \sim(A | B); // bitwise nor
                // case 3
                assign opout_3 = ((A > 0) | (B > 0)) ? (8'b11000000):(8'b000000000);
                assign opOut_4 = (((~^A) & (A != 0) & (A != 15)) & // returns 1 if A has 2 ones ((^B) & (B >= 7) & (B != 8))) // returns 1 if B has 3 ones ? (8'b00111111):(8'b00000000);
                // case 5
                assign opOut_5[7:4] = B;
assign opOut_5[3:0] = \sim A;
                assign opOut_6[3:0] = \sim(A \wedge B); // bitwise xnor assign opOut_6[7:4] = (A \wedge B); // bitwise xor
                endmodule //ALU
```

```
/* 7 to 1 multiplexer module */
          module mux7to1 (input [7:0] out0, out1, out2, out3, out4, out5, out6,
  78
  79
                                     input [2:0] MuxSelect, output reg [7:0] muxOut);
  80
  81
                                  * always statement implementing the
  82
                                  * the combinational logic for selecting signals
  83
  84
  85
  86
                                always @(*)
  87
                                begin
                                     case (MuxSelect[2:0])
  88
  89
                                          // inverted MuxSelect bits for input through KEY
3'b111: muxOut = out0; // output of operation 0
3'b110: muxOut = out1; // output of operation 1
3'b101: muxOut = out2; // output of operation 2
3'b100: muxOut = out3; // output of operation 3
3'b011: muxOut = out4; // output of operation 4
3'b010: muxOut = out5; // output of operation 5
3'b001: muxOut = out6; // output of operation 6
default: muxOut = 8'b00000000: // default case
  90
  91
  92
93
  94
  95
  96
  97
  98
                                           default: muxOut = 8'b00000000; // default case
  99
100
                                     endcase
101
                                end
102
          endmodule // mux7to1
103
104
105
106
           /* 4-bit adder module */
          module fourBitAdder (input [3:0] A, B, input c_in,
107
                                                output [3:0] S, output c_out);
108
109
110
                                wire [2:0] C; // carry-pin vector
111
                                    check schematic for wiring
112
                                fullAdder bit0 (.c_in(c_in), .a(A[0]), .b(B[0]), .s(S[0]), .c_out(C[0])); fullAdder bit1 (.c_in(C[0]), .a(A[1]), .b(B[1]), .s(S[1]), .c_out(C[1])); fullAdder bit2 (.c_in(C[1]), .a(A[2]), .b(B[2]), .s(S[2]), .c_out(C[2])); fullAdder bit3 (.c_in(C[1]), .a(A[2]), .b(B[2]), .s(S[2]), .c_out(C[2]));
113
114
115
                                fullAdder bit3 (.c_in(C[2]), .a(A[3]), .b(B[3]),
                                                                                                                                        .c_out(c_out));
116
117
          endmodule // fourBitAdder
118
119
120
121
           /* full adder module */
122
          module fullAdder (input c_in, a, b, output s, c_out);
123
                                assign s = (a \land b \land c_{in}); // odd function for sum bit assign c_{out} = ((a \& b) \mid (a \& c_{in}) \mid (b \& c_{in})); // majority function for
124
125
          carry-out bit
126
127
          endmodule // fullAdder
128
129
130
           /* BCD to common-anode seven-segment display decoder */
131
          module bcdDecoder (input [3:0] C, output [6:0] HEX);
132
                                // maxterms for every segment LEDs with common anode assign HEX[0] = !((C[3]|C[2]|C[1]|!C[0]) & (C[3]|!C[2]|C[1]|!C[0]) & (!C[3]|!C[2]|C[1]|!C[0]));
133
134
135
136
                                assign HEX[1] = !((C[3])!C[2]|C[1])!C[0]) & (C[3])!C[2]|!C[1]|C[0]) & (!C[3])|C[2]|!C[1]|C[0]) & (!C[3])|C[2]|C[1]|C[0]) & (!C[3])|C[2]|C[1]|C[0]);
137
138
139
140
                                assign HEX[2] = !((C[3]|C[2]|!C[1]|C[0]) & (!C[3]|!C[2]|C[1]|C[0]) & (!C[3]|!C[2]|!C[1]|C[0]) & (!C[3]|!C[2]|!C[1]|!C[0]);
141
142
143
                                assign HEX[3] = !((C[3]|C[2]|C[1]|!C[0]) & (C[3]|!C[2]|C[1]|C[0]) & (C[3]|!C[2]|!C[1]|!C[0]) & (!C[3]|C[2]|C[1]|!C[0]) & (!C[3]|C[2]|!C[1]|C[0]);
144
145
146
147
                                assign HEX[4] = !((C[3]|C[2]|C[1]|!C[0]) & (C[3]|C[2]|!C[1]|!C[0]) & (C[3]|!C[2]|C[1]|C[0]) & (C[3]|!C[2]|C[1]|C[0]) & (C[3]|!C[2]|C[1]|C[0]) & (C[3]|C[2]|C[1]|C[0]) & (C[3]|C[2]|C[1]|C[0]) & (C[3]|C[2]|C[1]|C[0]);
148
149
150
151
```

Page 3 of 3 Revision: Part3