```
`timescale 1ns / 1ns // `timescale time_unit/time_precision
 3
     module sequence_detector(input [9:0] SW, input [0:0] KEY, output [9:0] LEDR);
 4
 5
                    wire w, clock, resetn, out_light;
6
7
                    // y_Q represents current state, Y_D represents next state
                    reg [3:0] y_Q, Y_D;
                    localparam A = 4'b0000, B = 4'b0001, C = 4'b0010, D = 4'b0011,
E = 4'b0100, F = 4'b0101, G = 4'b0110;
8
10
11
12
                       SW[0] reset when 0
                     * SW[1] input signal
13
                     * KEY[0] clock signal
14
15
                     * LEDR[3:0] displays current state
                     * LEDR[9] displays output
16
17
18
19
                    assign w = SW[1];
20
21
22
23
24
                    assign clock = ~KEY[0];
                    assign resetn = SW[0];
                    always@(*) // state table
                    begin
25
                        // logic for state transitions
26
27
                        case (y_Q)
                           A: begin
28
                                   if (\sim W) Y_D = A;
29
30
                                   else Y_D = B;
                               end
31
                           B: begin
32
33
                                   if (\sim W) Y_D = A;
                                   else Y_D = C;
34
35
                               end
                           C: begin
36
37
                                   if (\sim W) Y_D = E;
                                   else Y_D = D;
38
                               end
                           D: begin
39
40
                                   if (\sim W) Y_D = E;
41
                                   else Y_D = F;
42
                               end
                           E: begin
43
                                   if (\sim W) Y_D = A;
44
45
                                   else Y_D = G;
46
                               end
47
                           F: begin
48
                                   if (\sim W) Y_D = E;
49
                                   else Y_D = F;
50
51
52
53
54
55
56
57
                               end
                           G: begin
                                   if (\sim W) Y_D = A;
                                   else Y_D = C;
                               end
                           default: Y_D = A;
                        endcase
58
                    end // state_table
59
60
                    // state Registers
                    always @(posedge clock)
begin: state_FFs
61
62
                       if(resetn == 1'b0)
63
64
                           y_Q \ll A; // reset to state A
65
66
                           y_Q \ll Y_D;
                    end // state_FFS
67
68
69
                    // output logic
70
                    assign out_light = ((y_Q == F) | (y_Q == G));
71
72
                    assign LEDR[9] = out_light;
                    assign LEDR[3:0] = y_Q;
assign LEDR[8:4] = 5'd0;
73
74
75
76
      endmodule // sequence_detector
```