```
1   `timescale 1ns / 1ns // `timescale time_unit/time_precision
2
3
4   /* top-level entity for 4-bit full adder */
5   module lab3Part2 (input [8:0] SW, output [9:0] LEDR);
6
7               /*
8                * SW[3:0] is the input B bus
9                * SW[7:4] is the input A bus
10               * SW[8] is the carry-in bit
11               * LEDR[3:0] is the sum bus
12               * LEDR[9] is the carry-out bit
13               */
14
15              fourBitAdder FA_4bit (.A(SW[7:4]), .B(SW[3:0]), .c_in(SW[8]),
16                                    .S(LEDR[3:0]), .c_out(LEDR[9]));
17
18  endmodule // lab3Part2
19
20
21  /* 4-bit adder module */
22  module fourBitAdder (input [3:0] A, B, input c_in,
23                       output [3:0] S, output c_out);
24
25              wire [2:0] C; // carry-pin vector
26
27              // check schematic for wiring
28              fullAdder bit0 (.c_in(c_in), .a(A[0]), .b(B[0]), .s(S[0]), .c_out(C[0]));
29              fullAdder bit1 (.c_in(C[0]), .a(A[1]), .b(B[1]), .s(S[1]), .c_out(C[1]));
30              fullAdder bit2 (.c_in(C[1]), .a(A[2]), .b(B[2]), .s(S[2]), .c_out(C[2]));
31              fullAdder bit3 (.c_in(C[2]), .a(A[3]), .b(B[3]), .s(S[3]), .c_out(c_out));
32
33  endmodule // fourBitAdder
34
35
36  /* full adder module */
37  module fullAdder (input c_in, a, b, output s, c_out);
38
39              assign s = (a ^ b ^ c_in); // odd function for sum bit
40              assign c_out = ((a & b) | (a & c_in) | (b & c_in)); // majority function for
    carry-out bit
41
42  endmodule // fullAdder
```