```
`timescale 1ns / 1ns // `timescale time_unit/time_precision
 3
      4
 5
6
7
8
                      assign LEDR[9:8] = 2'b00; // LEDR[9] and LEDR[8] are off
                      wire [7:0] ALUout, regState;
1Ŏ
11
12
                         SW[3:0] is the input A bus
                       * SW[9] is the reset
13
14
                       * KEY[\bar{0}] is the clock signal
15
                       * KEY[3:1] is the operation selection bus
                       * LEDR[7:0] is the ALU output bus

* HEXO, HEX4, HEX5 are for display of inputs and output

* HEX1, HEX2, and HEX3 stay off (un-initialized)
16
17
18
19
20
21
22
23
24
25
26
27
                       * SW[8:4] are non-inputs for any function
                      bcdDecoder disp_A (.C(SW[3:0]), .HEX(HEXO)); // display input A
                      ALU A1 (.A(SW[3:0]), .B(regState[3:0]), .regState(regState), .opSelect(KEY[3:1]), .ALUout(ALUout)); // instantiating ALU
                      28
29
30
                      assign LEDR[7:0] = regState; // display register state bus
bcdDecoder disp_regState_1 (.C(regState[3:0]), .HEX(HEX4)); // display on HEX4
bcdDecoder disp_regState_2 (.C(regState[7:4]), .HEX(HEX5)); // display on HEX5
31
32
33
      endmodule // lab4Part2
34
35
      /* register to store output from the ALU */
module regALU (input [7:0] regInput, input reset, clock,
36
37
                          output reg [7:0] regState);
38
39
40
          always @(posedge clock) // triggered on rising edge of the clock signal
41
42
43
              if (reset == 1'b0) // active-low, clock synchronous reset to 0
44
                  regState <= 8'b00000000;
45
46
                  regState <= regInput; // if reset is not 0, register stores input</pre>
47
48
          end
49
50
      endmodule // regALU
51
52
53
54
55
56
57
      /* Arithmetic Logic Unit with 8 possible operations */
      module ALU (input [3:0] A, B, input [2:0] opSelect, input [7:0] regState,
                      output [7:0] ALUout);
                      58
59
                      // case 0
                      fourBitAdder FA_4bit (.A(A), .B(B), .c_in(1'b0), .S(opOut_0[3:0]), .c_out(opOut_0[4])); // modular addition assign opOut_0[7:5] = 3'b000; // pad the rest bits to zero
60
61
62
63
64
                      // case 1
                      assign opOut_1[4:0] = (A + B); // bitwise addition operator assign opOut_1[7:5] = 3'b000; // pad the rest bits to zero
65
66
67
                      // case 2
68
70
71
72
73
74
75
76
                      assign opOut_2[3:0] = \sim(A & B); // bitwise nand assign opOut_2[7:4] = \sim(A | B); // bitwise nor
                      // case 3
                      assign opout_3 = ((A > 0) | (B > 0)) ? (8'b11000000):(8'b000000000);
                      // case 4
                      assign opOut_4 = (((\sim \land A) \& (A != 0) \& (A != 15)) \& // \text{ returns } 1 \text{ if } A \text{ has } 2 \text{ ones}
```

```
((^{B}) & (B >= 7) & (B != 8))) // returns 1 if B has 3 ones
 78
                                              ? (8'b00111111):(8'b00000000);
 79
 80
                         // case 5
                         assign opOut_5[7:4] = B; // B as MSB
assign opOut_5[3:0] = ~A; // complement of A as LSB
 81
 82
 83
 84
85
                         // case 6
                         assign opOut_6[3:0] = \sim(A \wedge B); // bitwise xnor assign opOut_6[7:4] = (A \wedge B); // bitwise xor
 86
87
 88
                         // case 7
 89
                         assign opOut_7 = regState; // register values remain unchanged
 90
 91
                         // selecting which operation to output using a 7 to 1 multiplexer
 92
93
                        94
 95
                                                      .MuxSelect(opSelect), .muxOut(ALUout));
 96
 97
        endmodule //ALU
 98
 99
100
        /* 7 to 1 multiplexer module */
101
        module mux7to1 (input [7:0] out0, out1, out2, out3, out4, out5, out6, out7,
102
                             input [2:0] MuxSelect, output reg [7:0] muxOut);
103
104
105
                          * always statement implementing the
                          * the combinational logic for selecting signals
106
107
108
109
                         always @(*)
110
                         begin
111
                             case (~MuxSelect[2:0])
112
                                 // inverted MuxSelect bits for input through KEY
113
                                 3'b000: muxOut = out0; // output of operation 0
3'b001: muxOut = out1; // output of operation 1
114
115
                                 3'b010: muxOut = out2; // output of operation 2
116
                                  3'b011: muxOut = out3; // output of operation 3
117
                                 3'b100: muxOut = out4; // output of operation 3
3'b101: muxOut = out5; // output of operation 4
3'b101: muxOut = out5; // output of operation 5
3'b110: muxOut = out6; // output of operation 6
3'b111: muxOut = out7; // output of operation 7
default: muxOut = 8'b000000000; // default case
118
119
120
121
123
124
                             endcase
125
                         end
126
127
        endmodule // mux7to1
128
129
        /* 4-bit adder module */
130
131
        module fourBitAdder (input [3:0] A, B, input c_in,
132
                                     output [3:0] S, output c_out);
133
134
                         wire [2:0] C; // carry-pin vector
135
                            check schematic for wiring
136
                         fullAdder bit0 (.c_in(c_in), .a(A[0]), .b(B[0]), .s(S[0]), .c_out(C[0])); fullAdder bit1 (.c_in(C[0]), .a(A[1]), .b(B[1]), .s(S[1]), .c_out(C[1])); fullAdder bit2 (.c_in(C[1]), .a(A[2]), .b(B[2]), .s(S[2]), .c_out(C[2])); fullAdder bit3 (.c_in(C[2]), .a(A[3]), .b(B[3]), .s(S[3]), .c_out(c_out));
137
138
139
140
141
        endmodule // fourBitAdder
142
143
144
145
        /* full adder module */
        module fullAdder (input c_in, a, b, output s, c_out);
146
147
148
                         assign s = (a \land b \land c_{in}); // odd function for sum bit
149
                         assign c_{out} = ((a \& b) | (a \& c_{in}) | (b \& c_{in})); // majority function for
        carry-out bit
150
        endmodule // fullAdder
151
```

```
152
153
154
          /* BCD to common-anode seven-segment display decoder */
155
         module bcdDecoder (input [3:0] C, output [6:0] HEX);
156
                             // maxterms for every segment LEDs with common anode assign HEX[0] = !((C[3]|C[2]|C[1]|!C[0]) & (C[3]|!C[2]|C[1]|!C[0]) & (!C[3]|!C[2]|C[1]|!C[0]));
157
158
159
160
                             assign HEX[1] = !((C[3])|!C[2]|C[1])|!C[0]) & (C[3])|!C[2]|!C[1]|C[0]) & (!C[3])|C[2]|!C[1]|!C[0]) & (!C[3])|C[2]||C[1]|C[0]) & (!C[3])|C[2]||C[1]|C[0]);
161
162
163
164
                             assign HEX[2] = !((C[3]|C[2]|!C[1]|C[0]) & (!C[3]|!C[2]|C[1]|C[0]) & (!C[3]|!C[2]|!C[1]|C[0]) & (!C[3]|!C[2]|!C[1]|!C[0]);
165
166
167
                             assign HEX[3] = !((C[3]|C[2]|C[1]|!C[0]) & (C[3]|!C[2]|C[1]|C[0]) & (C[3]|!C[2]|!C[1]|!C[0]) & (!C[3]|C[2]|!C[1]|!C[0]) & (!C[3]|C[2]|!C[1]|!C[0]);
168
169
170
171
                             assign HEX[4] = !((C[3]|C[2]|C[1]|!C[0]) & (C[3]|C[2]|!C[1]|!C[0]) & (C[3]|!C[2]|C[1]|C[0]) & (C[3]|!C[2]|C[1]|C[0]) & (C[3]|!C[2]|C[1]|C[0]) & (C[3]|C[2]|C[1]|C[0]) & (C[3]|C[2]|C[1]|C[0]) & (C[3]|C[2]|C[1]|C[0]);
172
173
174
175
176
                             177
178
                                                 (!c[3]|!c[2]|c[1]|!c[0]));
179
180
                             assign HEX[6] = !((C[3]|C[2]|C[1]|C[0]) & (C[3]|C[2]|C[1]|!C[0]) & (C[3]|!C[2]|!C[1]|!C[0]) & (!C[3]|!C[2]|C[1]|C[0]);
181
182
183
184
         endmodule // bcdDecoder
```

of 3 Revision: