```
Date: October 22, 2018
         `timescale 1ns / 1ns // `timescale time_unit/time_precision
        3
    4
    5
6
7
8
9
                      assign LEDR[9:0] = 10'b00000000000; // all LEDs remain off
                      wire [7:0] Q_state; // current state of the counter circuit
   1Ŏ
                         KEY[0] is the clock signal
   11
   12
                       * SW[0] is the clear signal
   13
                       * SW[1] is the enable signal
   14
                       * HEXO, HEX1 are for display of inputs and output
   15
                       * Rest HEX[k] stay off (un-initialized)
   16
17
                       18
   19
20
21
22
                       BCD_to_HEX_Decoder D1 (.C(Q_state[\frac{3:0}{1}), .HEX(HEX0)); // display LSB of Q BCD_to_HEX_Decoder D2 (.C(Q_state[\frac{7:4}{1}), .HEX(HEX1)); // display MSB of Q
   23
   24
        endmodule // lab5part1
   25
   26
         /* 8-bit counter using 8 serial t_flip-flops */
   27
        module eightBit_Counter (input clock, clear, enable, output [7:0] Q);
   28
                      wire [7:0] T; // (N-1) = 7-bit bus to track toggle inputs. T[0] not used t_flipFlop TO (.T(enable), .clock(clock), .clear(clear), .Q(Q[0]), .Q_p1(T[1]));
   29
   30
          // bit 0
                      t_flipFlop T1 (.T(T[1]), .clock(clock), .clear(clear), .Q(Q[1]), .Q_p1(T[2]));
   31
        // bit 1
   32
                      t_flipFlop T2 (.T(T[2]), .clock(clock), .clear(clear), .Q(Q[2]), .Q_p1(T[3]));
        // bit 2
                      t_flipFlop T3 (.T(T[3]), .clock(clock), .clear(clear), .Q(Q[3]), .Q_p1(T[4]));
   33
        // bit 3
   34
                      t_flipFlop T4 (.T(T[4]), .clock(clock), .clear(clear), .Q(Q[4]), .Q_p1(T[5]));
        // bit 4
                      t_flipFlop T5 (.T(T[5]), .clock(clock), .clear(clear), .Q(Q[5]), .Q_p1(T[6]));
   35
        // bit 5
                      t_flipFlop T6 (.T(T[6]), .clock(clock), .clear(clear), .Q(Q[6]), .Q_p1(T[7]));
   36
        // bit 6
   37
                      t_flipFlop T7 (.T(T[7]), .clock(clock), .clear(clear), .Q(Q[7]), .Q_p1(T[0]));
        // bit 7
   38
        endmodule // eightBit_Counter
   39
   40
   41
         /* t-flip flop module with asynchronous clear */
   42
        module t_flipFlop (input T, clock, clear, output reg Q, Q_p1);
   43
                      // triggered on rising edge of the clock signal and falling edge of clear
   44
   45
                      always @(posedge clock, negedge clear)
   46
                      begin
   47
                         if (clear == 1'b0)
  Q <= 1'b0; // active-low, asynchronous reset to 0
else if (T == 1'b0)</pre>
   48
   49
   50
51
52
53
54
55
56
                             Q <= Q; // if toggle is 0, t_flip-flop maintains state
                         else
                             Q <= ~Q; // if toggle is 1, t_flip-flop changes state to T'
                         Q_p1 = Q \& T; // T for the next t_flip-flop
   57
                      end
   58
   59
        endmodule // t_flipFlop
   60
   61
         /* BCD to common-anode seven-segment display decoder */
   62
        module BCD_to_HEX_Decoder (input [3:0] C, output [6:0] HEX);
   63
   64
                      // maxterms for every segment LEDs with common anode assign \text{HEX}[0] = !((C[3]|C[2]|C[1]|!C[0]) \& (C[3]|!C[2]|C[1]|!C[0]) \& (!C[3]|!C[2]|C[1]|!C[0]);
   65
   66
   67
   68
```

```
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
                         assign HEX[2] = !((C[3]|C[2]|!C[1]|C[0]) & (!C[3]|!C[2]|C[1]|C[0]) & (!C[3]|!C[2]|!C[1]|C[0]) & (!C[3]|!C[2]|!C[1]|!C[0]));
                        assign HEX[4] = !((C[3]|C[2]|C[1]|!C[0]) & (C[3]|C[2]|!C[1]|!C[0]) & (C[3]|!C[2]|C[1]|C[0]) & (C[3]|!C[2]|C[1]|C[0]) & (C[3]|!C[2]|C[1]|C[0]) & (C[3]|C[2]|C[1]|C[0]) & (C[3]|C[2]|C[1]|C[0]);
                        assign HEX[5] = !((C[3]|C[2]|C[1]|!C[0]) & (C[3]|C[2]|!C[1]|C[0]) & (C[3]|C[2]|!C[1]|C[0]) & (C[3]|C[2]|C[1]|C[0]) & (C[3]|C[2]|C[1]|C[0]);
86
87
88
89
                         assign HEX[6] = !((C[3]|C[2]|C[1]|C[0]) & (C[3]|C[2]|C[1]|!C[0]) & (C[3]|!C[2]|!C[1]|!C[0]) & (!C[3]|!C[2]|C[1]|C[0]);
90
91
92
       endmodule // BCD_to_HEX_Decoder
```


Page 2 of 2 Revision: Part3

/eightBit_Counter/clock							
/eightBit_Counter/clear							
/eightBit_Counter/enable				+ +			
/eightBit_Counter/Q 00000000		00000001	00000000	00000011	00000010	00000000	00000100 00000000
/eightBit_Counter/T	00000000		0000010	00000000	00000010	00000100	00000000
ļ							
ļ							
ļ							
ļ							
ļ							
ļ							
ļ							
ļ							
ļ							
ļ							
ļ							
ļ							
ļ							
ļ							
ļ							
ļ							
	1,,,,,,,,,						140 ns

```
3
  4
 5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
```

```
`timescale 1ns / 1ns // `timescale time_unit/time_precision
/* top-level entity for the speed controlled counter */
module lab5Part2 (input [2:0] SW, input CLOCK_50, output [9:0] LEDR, output [6:0] HEX0);
             assign LEDR[9:0] = 10'b00000000000; // all LEDs remain off
             wire [4:0] disp_Count;
             endmodule // lab5Part2
module speedController (input [1:0] f_Select, input clock, reset,
                           output [4:0] countState);
             wire [25:0] m_Cycles; // to connect max cycles.
             wire dwnClk_Enable; // downclocked, synchronous enable for counter
             speedSelect S1 (.sel(f_Select), .maxCycles(m_Cycles));
             rateDivider R1 (.maxCycles(m_Cycles), .clock(clock), .reset(reset), .downClock(dwnClk_Enable));
fourBit_Counter C1 (.clock(clock), .reset(reset),
                                  .enable(dwnClk_Enable), .Q(countState));
endmodule // speedController
module speedSelect (input [1:0] sel, output reg [25:0] maxCycles);
             always @(*)
             begin
                 case(sel)
                    2'b00: maxCycles = 26'd1; // 50MHz
2'b01: maxCycles = 26'd12500000; // 4Hz
                    2'b10: maxCycles = 26'd25000000; // 2Hz
2'b11: maxCycles = 26'd50000000; // 1Hz
                    default: maxCycles = 26'd50000000; // dwef
                 endcase
             end
endmodule // speedSelect
/* downclocks input 50 MHz clock for feeding into other modules */
module rateDivider(input [25:0] maxCycles, input clock, reset, output downClock);
             reg [25:0] cycleCount;
             always @(posedge clock) // triggered on edges of clock
             begin
                 if (reset == 1'b0) // synchronous active -low
  cycleCount <= 26'd0;</pre>
                 else if (cycleCount == 26'd0)
                    cycleCount <= maxCycles; // reset counter to 50M
                    cycleCount <= cycleCount - 1'b1; // decrement state
             end
             assign downClock = (cycleCount == 26'd0)? (1'b1):(1'b0);
endmodule // rateDivider
/* 4-bit counter to which accepts the downclocked enable */
module fourBit_Counter (input clock, reset, enable, output reg [4:0] Q);
             always @(posedge clock) // triggered on rising edge of clock
             begin
                 if (reset == 1'd0) // synch reset active-low
Q <= 5'd0;</pre>
```

```
else if (Q == 5'd16) // max vvalll
                          Q <= 5'd0;
else if (enable == 1'd1) // increment on enable
                               Q \le Q + 1;
                          else
                               Q \ll Q;
                     end
endmodule // fourBit_Counter
/* BCD to common-anode seven-segment display decoder */
module BCD_to_HEX_Decoder (input [3:0] C, output [6:0] HEX);
                    // maxterms for every segment LEDs with common anode assign HEX[0] = !((C[3]|C[2]|C[1]|!C[0]) & (C[3]|!C[2]|C[1]|!C[0]) & (!C[3]|!C[2]|C[1]|!C[0]));
                    assign HEX[1] = !((C[3])!C[2]|C[1])!C[0]) & (C[3])!C[2]|!C[1]|C[0]) & (!C[3])|C[2]|!C[1]|C[0]) & (!C[3])|C[2]|C[1]|C[0]) & (!C[3])|C[2]|C[1]|C[0]);
                     assign HEX[2] = !((C[3]|C[2]|!C[1]|C[0]) & (!C[3]|!C[2]|C[1]|C[0]) & (!C[3]|!C[2]|!C[1]|C[0]) & (!C[3]|!C[2]|!C[1]|!C[0]);
                    assign HEX[3] = !((C[3]|C[2]|C[1]|!C[0]) & (C[3]|!C[2]|C[1]|C[0]) & (C[3]|!C[2]|!C[1]|!C[0]) & (!C[3]|C[2]|!C[1]|!C[0]) & (!C[3]|C[2]|!C[1]|!C[0]);
                    assign HEX[4] = !((C[3]|C[2]|C[1]|!C[0]) & (C[3]|C[2]|!C[1]|!C[0]) & (C[3]|!C[2]|C[1]|C[0]) & (C[3]|!C[2]|C[1]|C[0]) & (C[3]|!C[2]|C[1]|C[0]) & (C[3]|!C[2]|C[1]|!C[0]) & (C[3]|C[2]|C[1]|C[0]);
                    assign HEX[5] = !((C[3]|C[2]|C[1]|!C[0]) & (C[3]|C[2]|!C[1]|C[0]) & (C[3]|C[2]|!C[1]|C[0]) & (C[3]|C[2]|C[1]|C[0]) & (C[3]|C[2]|C[1]|C[0]);
                     assign HEX[6] = !((C[3]|C[2]|C[1]|C[0]) & (C[3]|C[2]|C[1]|!C[0]) & (C[3]|!C[2]|!C[1]|!C[0]) & (!C[3]|!C[2]|C[1]|C[0]);
endmodule // BCD_to_HEX_Decoder
```



```
`timescale 1ns / 1ns // `timescale time_unit/time_precision
 3
      /* top-level entity for the morse code generator ^st/
     module lab5Part3 (input [2:0] SW, input [1:0] KEY, input CLOCK_50, output [9:0] LEDR);
 4
5
6
7
8
9
                    assign LEDR[9:1] = 9'd0;
                     morseCode_Generator M1 (.alphabet(SW[1:0]), .reset(KEY[0]), .clock(CLOCK_50),
                                                  .msg_Send(KEY[1]), .morseQueue_Top(LEDR[0]));
10
      endmodule // lab5Part3
11
12
13
14
     module morseCode_Generator (input [2:0] alphabet, input reset, clock, msg_Send,
15
                                      output morseQueue_Top);
16
17
                    wire [12:0] morse_Binary;
wire dwnClk_Enable;
18
19
20
21
22
23
24
                    wire [12:0] queueMorse;
                    assign morseQueue_Top = queueMorse[0];
                    morseCode_Mux M1 (.sel(alphabet), .morseCode(morse_Binary));
                    rateDivider R1 (.clock(clock), .reset(reset), .downClock(dwnClk_Enable));
                    universal_ShiftReg U1 (.DATA_IN(morse_Binary), .ParallelLoad_n(msg_Send);
                                           .clock(dwnClk_Enable), .reset(reset), .Q_out(queueMorse));
25
26
27
      endmodule // morseCode_Generator
28
      /* binary-coded morse selection */
29
30
     module morseCode_Mux (input sel, output reg [12:0] morseCode);
31
                    always @(*)
32
33
34
35
36
37
                    begin
                        case (sel)
                            3'b000: morseCode = 13'b1010100000000; // letter S
3'b001: morseCode = 13'b111000000000; // letter T
3'b010: morseCode = 13'b101011100000; // letter U
3'b011: morseCode = 13'b101011110000; // letter V
38
                            3'b100: morseCode = 13'b1011101110000; // letter w
39
40
                            3'b101: morseCode = 13'b1110101011100; // letter X
41
                            3'b110: morseCode = 13'b1110101110111; // letter Y
42
                            3'b001: morseCode = 13'b1110111010100; // letter z
43
                        endcase
44
45
                    end
46
47
      endmodule // morseCode_Mux
48
49
      /* downclocks input 50 MHz clock to 2Hz */
50
51
52
53
54
55
56
57
      module rateDivider(input clock, reset, output downClock);
                    reg [25:0] cycleCount;
                    always @(posedge clock) // triggered on edges of clock
                    begin
                        if (reset == 1'b0) // synchronous active -low
  cycleCount <= 26'd0;</pre>
58
59
                        else if (cycleCount == 26'd0)
60
                            cycleCount <= 26'd25000000; // reset counter to 25M
61
                        else
62
                            cycleCount <= cycleCount - 1'b1; // decrement state
63
64
                    end
65
                    assign downClock = (\text{cycleCount} == 26'd0) ? (1'b1):(1'b0);
66
67
      endmodule // rateDivider
68
69
     /* universal shift register, being used to store (reversed) morse code */
module universal_ShiftReg (input [12:0] DATA_IN, ParallelLoad_n, clock, reset,
70
71
72
                                      output [12:0] Q_out);
73
74
75
76
                    wire [12:0] Q; // carries the output of the flip-flops and subsequent connections
                    assign Q_out = Q; // assigning outputs of flip-flops to the register output
```

// instantiation of all 13 flip-flops for the register

```
flipFlop F12 (.clock(clock), .reset(reset), .load_n(ParallelLoad_n), .loadLeft(1'b1), .left(Q[0]), .right(Q[11]), .data(DATA_IN[0]), .LSRight(1'b1), .Q(Q[12])); // flip-flop for bit 12
 78
 79
 80
 81
 82
                           flipFlop F11 (.clock(clock), .reset(reset), .load_n(ParallelLoad_n),
                                             .loadLeft(1'b1), .left(Q[12]), .right(Q[10]), .data(DATA_IN[1]), .LSRight(1'b0), .Q(Q[11])); // flip-flop for bit 11
 83
 84
85
                            \begin{array}{lll} \mbox{flipFlop F10 (.clock(clock), .reset(reset), .load_n(ParallelLoad_n),} \\ & .loadLeft(1'b1), .left(Q[11]), .right(Q[9]), .data(DATA_IN[2]), \\ & .LSRight(1'b0), .Q(Q[10])); // \mbox{flip-flop for bit } 10 \end{array} 
 86
 87
 88
 89
                            \begin{array}{lll} \mbox{flipFlop F9 (.clock(clock), .reset(reset), .load_n(ParallelLoad_n), \\ .loadLeft(1'b1), .left(Q[10]), .right(Q[8]), .data(DATA_IN[3]), \\ .LSRight(1'b0), .Q(Q[9])); // \mbox{flip-flop for bit 9} \end{array} 
 90
 91
 92
93
                            \begin{array}{lll} \mbox{flipFlop F8} & (.clock(clock), .reset(reset), .load_n(ParallelLoad_n), \\ & .loadLeft(1'b1), .left(Q[9]), .right(Q[7]), .data(DATA_IN[4]), \\ & .LSRight(1'b0), .Q(Q[8])); \ // \ \mbox{flip-flop for bit 8} \end{array} 
 94
 95
 96
 97
                           98
 99
100
101
                           102
103
104
105
                           106
107
108
109
                           110
111
112
113
                            \begin{array}{lll} \mbox{flipFlop F3} & (.clock(clock), .reset(reset), .load_n(ParallelLoad_n), \\ & .loadLeft(1'b1), .left(Q[4]), .right(Q[2]), .data(DATA_IN[9]), \\ & .LSRight(1'b0), .Q(Q[3])); \ // \ \mbox{flip-flop for bit 3} \end{array} 
114
115
116
117
                            \begin{array}{lll} \mbox{flipFlop F2 } (.\mbox{clock}(\mbox{clock}), .\mbox{reset}(\mbox{reset}), .\mbox{load}_n(\mbox{ParallelLoad}_n), \\ .\mbox{loadLeft}(\mbox{1'b1}), .\mbox{left}(\mbox{Q[3]}), .\mbox{right}(\mbox{Q[1]}), .\mbox{data}(\mbox{DATA}_IN[\mbox{10}]), \\ .\mbox{LSRight}(\mbox{1'b0}), .\mbox{Q}(\mbox{Q[2]})); // \mbox{flip-flop for bit 2} \\ \end{array} 
118
119
120
121
122
                           flipFlop F1 (.clock(clock), .reset(reset), .load_n(ParallelLoad_n),
                                             .loadLeft(1'b1), .left(Q[2]), .right(Q[0]), .data(DATA_IN[11]), .LSRight(1'b0), .Q(Q[1])); // flip-flop for bit 1
123
124
125
                           flipFlop F0 (.clock(clock), .reset(reset), .load_n(ParallelLoad_n),
126
                                             .loadLeft(1'b1), .left(Q[1]), .right(Q[12]), .data(DATA_IN[12]), .LSRight(1'b0), .Q(Q[0])); // flip-flop for bit 0 (LSB)
127
128
129
130
         endmodule // universal_ShiftReg
131
132
         /* flip-flop with multiplexers to select input */
         module flipFlop (input clock, reset, load_n, data, loadLeft, right, left,
133
                               LSRight, output reg ();
134
135
136
                           wire R, D;
137
138
                               loadleft = 1 will select left, and right otherwise
139
140
                              load_n = 0 will select data, and output of rotation select otherwise
141
142
                           mux2to1 M1 (.x(right), .y(left), .sel(loadLeft), .f(R)); // left-right rotate
143
         option select
144
                           mux2to1 M2 (.x(data), .y(R), .sel(load_n), .f(D)); // parallel load and rotate
         select
145
                           // triggered on rising edge of the clock signal and falling edge of clear
146
147
                           always @(posedge clock, negedge reset)
148
                           begin
149
                               if (reset == 1'b0) // active-low, asynchronous reset to 0
150
```

Page 3 of 3 Revision:

