
```
`timescale 1ns / 1ns // `timescale time_unit/time_precision
 3
     module sequence_detector(input [9:0] SW, input [0:0] KEY, output [9:0] LEDR);
 4
 5
                    wire w, clock, resetn, out_light;
6
7
                    // y_Q represents current state, Y_D represents next state
                    reg [3:0] y_Q, Y_D;
                    localparam A = 4'b0000, B = 4'b0001, C = 4'b0010, D = 4'b0011,
E = 4'b0100, F = 4'b0101, G = 4'b0110;
8
10
11
12
                       SW[0] reset when 0
                     * SW[1] input signal
13
                     * KEY[0] clock signal
14
15
                     * LEDR[3:0] displays current state
                     * LEDR[9] displays output
16
17
18
19
                    assign w = SW[1];
20
21
22
23
24
                    assign clock = ~KEY[0];
                    assign resetn = SW[0];
                    always@(*) // state table
                    begin
25
                        // logic for state transitions
26
27
                        case (y_Q)
                           A: begin
28
                                   if (\sim W) Y_D = A;
29
30
                                   else Y_D = B;
                               end
31
                           B: begin
32
33
                                   if (\sim W) Y_D = A;
                                   else Y_D = C;
34
35
                               end
                           C: begin
36
37
                                   if (\sim W) Y_D = E;
                                   else Y_D = D;
38
                               end
                           D: begin
39
40
                                   if (\sim W) Y_D = E;
41
                                   else Y_D = F;
42
                               end
                           E: begin
43
                                   if (\sim W) Y_D = A;
44
45
                                   else Y_D = G;
46
                               end
47
                           F: begin
48
                                   if (\sim W) Y_D = E;
49
                                   else Y_D = F;
50
51
52
53
54
55
56
57
                               end
                           G: begin
                                   if (\sim W) Y_D = A;
                                   else Y_D = C;
                               end
                           default: Y_D = A;
                        endcase
58
                    end // state_table
59
60
                    // state Registers
                    always @(posedge clock)
begin: state_FFs
61
62
                       if(resetn == 1'b0)
63
64
                           y_Q \ll A; // reset to state A
65
66
                           y_Q \ll Y_D;
                    end // state_FFS
67
68
69
                    // output logic
70
                    assign out_light = ((y_Q == F) | (y_Q == G));
71
72
                    assign LEDR[9] = out_light;
                    assign LEDR[3:0] = y_Q;
assign LEDR[8:4] = 5'd0;
73
74
75
76
      endmodule // sequence_detector
```



```
`timescale 1ns / 1ns // `timescale time_unit/time_precision
    3
4
5
6
7
8
9
                wire resetn;
                wire go;
wire [7:0] data_result;
10
11
12
                 * Sw[7:0] is data_in
                 * KEY[0] synchronous reset when pressed * KEY[1] is go signal
13
14
15
                 * LEDR displays result
16
17
                 * HEXO and HEX1 also display result
18
19
20
21
22
23
24
                assign go = \sim KEY[1]
                assign resetn = KEY[0];
                assign LEDR[7:0] = data_result;
                poly_calc u0 (.clk(CLOCK_50), .resetn(resetn), .go(go), .data_in(SW[7:0]),
                         .data_result(data_result));
25
26
27
                hex_decoder HO (.hex_digit(data_result[3:0]), .segments(HEXO));
                hex_decoder H1 (.hex_digit(data_result[7:4]), .segments(HEX1));
28
    endmodule // fpga_top
29
30
     /* polynomial calculator */
    31
32
33
34
35
                // wires to connect datapath and control
                wire ld_a, ld_b, ld_c, ld_x, ld_r;
36
37
                wire ld_alu_out;
wire [1:0] alu_select_a, alu_select_b;
38
                wire alu_op;
39
                40
41
42
43
44
                45
46
47
                            .ld_r(ld_r), .alu_select_a(alu_select_a),
48
                            .alu_select_b(alu_select_b), .alu_op(alu_op)
49
                            .data_in(data_in), .data_result(data_result));
50
51
    endmodule // poly_calc
52
53
    /* controls registers and state transition */
54
    module control (input clk, resetn, go, output reg ld_a, ld_b, ld_c, ld_x,
55
56
57
                   ld_r, ld_alu_out, output reg [1:0] alu_select_a, alu_select_b,
                   output reg alu_op);
58
59
                reg [5:0] current_state, next_state;
                                          = 5'd0,
                localparam
                            S_LOAD_A
                                           = 5'd1,
60
                            S_LOAD_A_WAIT
                                           = 5'd2,
61
                            S_LOAD_B
                                           = 5' d3,
62
                            S_LOAD_B_WAIT
                                           = 5'd4,
63
                            S_LOAD_C
                            S_LOAD_C_WAIT
                                           = 5'd5,
64
                                           = 5'd6,
65
                            S_LOAD_X
                                           = 5'd7,
66
                            S_LOAD_X_WAIT
67
                                           = 5'd8,
                            S_CYCLE_0
                                           = 5'd9,
= 5'd10
68
70
71
72
73
74
75
76
                            S_CYCLE_1
                            S_CYCLE_2
                                           = 5'd11;
                            S_CYCLE_3
                // state table
                always @(*)
                begin
                case (current_state)
                   // loop in current state until value is input
```

```
S_LOAD_A: next_state = go ? S_LOAD_A_WAIT : S_LOAD_A;
 78
                          // loop in current state until go signal goes low
S_LOAD_A_WAIT: next_state = go ? S_LOAD_A_WAIT : S_LOAD_B;
// loop in current state until value is input
 79
 80
                          S_LOAD_B: next_state = go ? S_LOAD_B_WAIT : S_LOAD_B;
// loop in current state until go signal goes low
S_LOAD_B_WAIT: next_state = go ? S_LOAD_B_WAIT : S_LOAD_C;
 81
 84
                          // loop in current state until value is input
 85
                          S_LOAD_C: next_state = go ? S_LOAD_C_WAIT : S_LOAD_C;
                          // loop in current state until go signal goes low
S_LOAD_C_WAIT: next_state = go ? S_LOAD_C_WAIT : S_LOAD_X;
 86
 87
                          // loop in current state until value is input
 88
 89
                          S_LOAD_X: next_state = go ? S_LOAD_X_WAIT : S_LOAD_X;
                          // loop in current state until go signal goes low
S_LOAD_X_WAIT: next_state = go ? S_LOAD_X_WAIT : S_CYCLE_0;
 90
 91
 92
                          S_CYCLE_0: next_state = S_CYCLE_1;
                          S_CYCLE_1: next_state = S_CYCLE_2;
S_CYCLE_2: next_state = S_CYCLE_3;
 93
 94
 95
                          // start over after
 96
                          S_CYCLE_3: next_state = S_LOAD_A;
 97
                          default: next_state = S_LOAD_A;
 98
                      endcase
 99
100
                      end // state_table
101
102
103
                      // output logic for datapath control signals
104
                      always @(*)
105
                      begin
106
                      // all signals are 0 by default, to avoid latches.
107
108
                          ld_alu_out = 1'b0;
109
                          1d_a = 1'b0;
                          1d_b = 1'b0;
110
                          ld_c = 1'b0;

ld_x = 1'b0;
111
112
                          1d_r = 1'b0;
113
                          alu_select_a = 2'b0;
114
                          a]u\_select\_b = 2'b0;
115
                                          = 1'b0;
116
                          alu_op
117
118
                          case (current_state)
                              S_LOAD_A: begin
                                             ld_a = 1'b1;
120
121
                                          end
                              S_LOAD_B: begin
123
                                             \bar{1}d_b = 1'b1;
124
                                          end
125
                              S_LOAD_C: begin
126
                                             1d_c = 1'b1;
127
                                          end
128
                              S_LOAD_X: begin
129
                                             \bar{1}d_x = 1'b1;
130
                              131
133
134
                                             alu_op = 1'b1; // do multiply operation
135
136
                              137
138
139
140
                                             alu_op = 1'b0; // do addition operation
141
142
                              S_CYCLE_2: begin // do A <- A * x</pre>
143
                                            Id_alu_out = 1'b1; Id_a = 1'b1; // store result back into A
alu_select_a = 2'd0; // select register A
alu_select_b = 2'd3; // also select register x
alu_op = 1'b1; // do multiply operation
144
146
147
                                            end
                              149
150
151
152
```

Project:

Date: October 28, 2018

```
alu_op = 1'b0; // do addition operation
154
                             // no default needed; all of our outputs were assigned a value
155
156
                         endcase
157
158
                      end // enable_signals
159
160
                      // current_state registers
161
                      always @(posedge clk)
162
                      begin
                         if(!resetn)
163
164
                             current_state <= S_LOAD_A;</pre>
165
166
                             current_state <= next_state;
                      end // state_FFS
167
168
169
       endmodule // control
170
       module datapath (input clk, resetn, ld_x, ld_a, ld_b, ld_c, ld_r, alu_op, ld_alu_out, input [7:0] data_in,
171
172
                         input [1:0] alu_select_a, alu_select_b,
173
                         output reg [7:0] data_result);
174
175
                      reg [7:0] a, b, c, x; // input registers
reg [7:0] alu_out; // output of the alu
176
177
                      reg [7:0] alu_a, alu_b; // alu input muxes
178
179
                      // registers a, b, c, x with respective input logic
always@(posedge clk) begin
180
181
182
183
                        if(!resetn)
184
                        begin
185
                             a <= 8'b0;
                             b <= 8'b0;
186
187
                             c <= 8'b0;
188
                             x <= 8'b0;
189
                        end
190
191
                        else
192
                        begin
193
                               / load alu_out if load_alu_out signal is high, otherwise load from data_in
194
                             if(1d_a)
                                a <= ld_alu_out ? alu_out : data_in;
load alu_out if load_alu_out signal is high, otherwise load from data_in
195
196
197
                             if(1d_b)
198
                                  b <= ld_alu_out ? alu_out : data_in;</pre>
                             if(1d_x)
199
200
                                  x <= data_in;
201
                             if(1d_c)
202
                                  c <= data_in;
203
                        end
204
                      end
205
206
                      // output result register
207
                      always@(posedge clk) begin
                        if(!resetn) begin
208
                             data_result <= <mark>8'b0</mark>;
209
210
                        end
                        else
212
                             if(1d_r)
213
                                  data_result <= alu_out;</pre>
214
                      end
215
216
                      // the ALU input multiplexers
                      always @(*)
217
218
                      begin
219
                        case (alu_select_a)
220
                             2'd0:
                                  alu_a = a;
                             2'd1:
222
223
                                  alu_a = b;
                             2'd2:
225
                                  alu_a = c;
                             2'd3:
226
227
                                  alu_a = x;
                             default: alu_a = 8'b0;
228
```

Page 3 of 4 Revision:

```
229
                           endcase
230
                           case (alu_select_b)
   2'd0:
231
233
                                      alu_b = a;
                                 2'd1:
234
235
                                      alu_b = b;
                                 2'd2:
236
                                      alu_b = c;
237
238
                                 2'd3:
239
                                      alu_b = x;
240
                                 default: alu_b = 8'b0;
241
                           endcase
                        end
242
243
244
                         // ALU
245
                        always @(*)
                        begin : ÀLÚ
246
                           case (alu_op)
247
248
                                    performs addition
                                 0: begin
249
250
                                          alu_out = alu_a + alu_b;
251
                                     end
                                    performs multiplication
                                 1: begin
253
254
                                          alu_out = alu_a * alu_b;
255
256
                                 default: alu_out = 8'b0;
257
                           endcase
                        end
259
        endmodule // datapath
260
261
        /* bcd to hex for seven-segment display */
262
263
        module hex_decoder(input [3:0] hex_digit, output reg [6:0] segments);
264
                        always @(*)
265
266
                        begin
267
                             case (hex_digit)
268
                                 4'h0: segments = 7'b100_0000;
269
                                4'h1: segments = 7'b111_1001;
4'h2: segments = 7'b010_0100;
4'h3: segments = 7'b011_0000;
4'h4: segments = 7'b001_1001;
270
272
273
                                 4'h5: segments = 7'b001_0010;
274
                                4'h6: segments = 7'b000_0010;
4'h7: segments = 7'b111_1000;
4'h8: segments = 7'b000_0000;
4'h9: segments = 7'b001_1000;
275
276
277
278
                                 4'hA: segments = 7'b000_1000;
279
                                 4'hB: segments = 7'b000_0011;
280
                                 4'hC: segments = 7'b100_0110;
281
                                4'hD: segments = 7'b010_0001;
4'hE: segments = 7'b000_0110;
4'hF: segments = 7'b000_1110;
282
283
284
                                 default: segments = 7'h\overline{7}f;
285
286
                             endcase
287
288
                        end
289
290
        endmodule // hex_decoder
```

Page 4 of 4 Revision:

