


```

1  `timescale 1ns / 1ns // `timescale time_unit/time_precision
2
3  /* top-level entity for 32 x 4 embedded memory */
4  module embedded_Memory (input [9:0] SW, input [0:0] KEY, output [6:0] HEX0, HEX2, HEX4,
5                          HEX5, output [9:0] LEDR);
6
7      assign LEDR[9:0] = 10'd0; // all LEDs on the board should be off
8
9      /*
10       * KEY[0] is the clock
11       * SW[3:0] is the dataIn
12       * HEX2 displays dataIn
13       * SW[8:4] is the address
14       * HEX4 and HEX5 display address
15       * HEX0 displays dataOut
16       * SW[9] is writeEnable
17       */
18
19      wire clock, writeEn;
20      wire [3:0] dataIn, dataOut;
21      wire [4:0] address;
22
23      assign clock = KEY[0];
24      assign writeEn = SW[9];
25      assign dataIn = SW[3:0];
26      assign address = SW[8:4];
27
28      hex_decoder D1 (.hex_digit(dataIn), .segments(HEX2));
29      hex_decoder D2 (.hex_digit(dataOut), .segments(HEX0));
30      hex_decoder D3 (.hex_digit(address[3:0]), .segments(HEX4));
31      hex_decoder D4 (.hex_digit({3'd0, address[4]}), .segments(HEX5));
32
33      ram32x4 M1 (.address(address), .clock(clock), .data(dataIn), .wren(writeEn), .q(
34      dataOut));
35  endmodule // embedded_Memory
36
37  /* bcd to hex for seven-segment display */
38  module hex_decoder (input [3:0] hex_digit, output reg [6:0] segments);
39
40      always @(*)
41      begin
42
43          case (hex_digit)
44              4'h0: segments = 7'b100_0000;
45              4'h1: segments = 7'b111_1001;
46              4'h2: segments = 7'b010_0100;
47              4'h3: segments = 7'b011_0000;
48              4'h4: segments = 7'b001_1001;
49              4'h5: segments = 7'b001_0010;
50              4'h6: segments = 7'b000_0010;
51              4'h7: segments = 7'b111_1000;
52              4'h8: segments = 7'b000_0000;
53              4'h9: segments = 7'b001_1000;
54              4'hA: segments = 7'b000_1000;
55              4'hB: segments = 7'b000_0011;
56              4'hC: segments = 7'b100_0110;
57              4'hD: segments = 7'b010_0001;
58              4'hE: segments = 7'b000_0110;
59              4'hF: segments = 7'b000_1110;
60              default: segments = 7'h7f;
61          endcase
62
63      end
64  endmodule // hex_decoder

```



```

1  module fill
2  (
3      CLOCK_50,                // On Board 50 MHz
4      SW,
5      KEY,                    // On Board Keys
6      // The ports below are for the VGA output.  Do not change.
7      VGA_CLK,                // VGA Clock
8      VGA_HS,                 // VGA H_SYNC
9      VGA_VS,                 // VGA V_SYNC
10     VGA_BLANK_N,             // VGA BLANK
11     VGA_SYNC_N,              // VGA SYNC
12     VGA_R,                   // VGA Red[9:0]
13     VGA_G,                   // VGA Green[9:0]
14     VGA_B                     // VGA Blue[9:0]
15 );
16
17 input    CLOCK_50;            // 50 MHz
18 input [3:0] KEY;
19 input [9:0] SW;
20 // Do not change the following outputs
21 output   VGA_CLK;             // VGA Clock
22 output   VGA_HS;              // VGA H_SYNC
23 output   VGA_VS;              // VGA V_SYNC
24 output   VGA_BLANK_N;         // VGA BLANK
25 output   VGA_SYNC_N;         // VGA SYNC
26 output [7:0] VGA_R;           // VGA Red[7:0] Changed from 10 to 8-bit DAC
27 output [7:0] VGA_G;           // VGA Green[7:0]
28 output [7:0] VGA_B;           // VGA Blue[7:0]
29
30 wire resetn;
31 assign resetn = KEY[0];
32
33 // the colour, x, y and writeEn wires that are inputs to the controller.
34
35 wire [2:0] colour;
36 wire [7:0] x;
37 wire [6:0] y;
38 wire writeEn;
39
40 // Defining the number of colours as well as the initial background
41 // image file (.MIF) for the controller.
42 vga_adapter VGA(
43     .resetn(resetn),
44     .clock(CLOCK_50),
45     .colour(colour),
46     .x(x),
47     .y(y),
48     .plot(writeEn),
49     /* signals for the DAC to drive the monitor. */
50     .VGA_R(VGA_R),
51     .VGA_G(VGA_G),
52     .VGA_B(VGA_B),
53     .VGA_HS(VGA_HS),
54     .VGA_VS(VGA_VS),
55     .VGA_BLANK(VGA_BLANK_N),
56     .VGA_SYNC(VGA_SYNC_N),
57     .VGA_CLK(VGA_CLK));
58 defparam VGA.RESOLUTION = "160x120";
59 defparam VGA.MONOCHROME = "FALSE";
60 defparam VGA.BITS_PER_COLOUR_CHANNEL = 1;
61 defparam VGA.BACKGROUND_IMAGE = "black.mif";
62
63 // Outputs x,y,colour and writeEn for the VGA controller
64 drawRectangle DR1 (.clk(CLOCK_50), .resetn(resetn), .go_X_Y(~KEY[3]), .go_Drw(~KEY[1]),
65     .go_BlK(~KEY[2]), .X_Y_pos(SW[6:0]), .C_in(SW[9:7]), .X(x), .Y(y),
66     .C(colour), .plot(writeEn));
67
68 endmodule // fill

```

```

1  `timescale 1ns / 1ns // `timescale time_unit/time_precision
2
3
4  /* module that handles the action of drawing rectangles */
5  module drawRectangle (input clk, resetn, go_X_Y, go_Drw, go_Blck, input [6:0] X_Y_pos, input
6                        [2:0] C_in, output [7:0] X, output [6:0] Y, output [2:0] C, output plot
7  );
8
9      wire ld_X, ld_Y_C, blk;
10     wire [7:0] Y_out, max_X, max_Y;
11
12     assign Y = Y_out[6:0];
13
14     control C1 (.clk(clk), .resetn(resetn), .go_X_Y(go_X_Y), .go_Drw(go_Drw), .
15 go_Blck(go_Blck),
16               .ld_X(ld_X), .ld_Y_C(ld_Y_C), .plot(plot), .blk(blk), .ii(max_X), .
17 jj(max_Y));
18
19     datapath D1 (.clk(clk), .resetn(resetn), .ld_X(ld_X), .ld_Y_C(ld_Y_C), .blk(blk
20 ), .ii(max_X),
21               .jj(max_Y), .X_Y_in(X_Y_pos), .C_in(C_in), .X_r(X), .Y_r(Y_out), .
22 C_r(C),
23               .plot(plot));
24
25 endmodule // drawRectangle
26
27 /* module for controlling registers and state transistons */
28 module control (input clk, resetn, go_X_Y, go_Drw, go_Blck, output reg ld_X, ld_Y_C, plot,
29                blk, output reg [7:0] ii, jj);
30
31     reg [3:0] current_state, next_state;
32     // state_FF assignments
33     localparam KEY_WAIT      = 4'd0,
34                LOAD_X        = 4'd1,
35                LOAD_X_WAIT   = 4'd2,
36                LOAD_Y_C      = 4'd3,
37                LOAD_Y_C_WAIT = 4'd4,
38                PRINT_BLACK   = 4'd5,
39                BLACK_WAIT    = 4'd6,
40                DRW_SHP       = 4'd7,
41                DRW_SHP_WAIT  = 4'd8;
42
43     // shape and window sizes
44     localparam SHAPE_SZ_X    = 8'd4,
45                SHAPE_SZ_Y    = 8'd4,
46                WINDOW_SZ_X   = 8'd160,
47                WINDOW_SZ_Y   = 8'd120;
48
49     // state table
50     always @(*)
51     begin
52
53         case (current_state)
54             // remain at KEY_WAIT state until a valid key is pressed
55             KEY_WAIT: begin
56                 // if only go_Blck is pressed
57                 if ((go_Blck == 1'b1) & (go_X_Y == 1'b0))
58                     next_state = PRINT_BLACK;
59                 // if only go_X is pressed
60                 else if ((go_Blck == 1'b0) & (go_X_Y == 1'b1))
61                     next_state = LOAD_X;
62                 // if another invalid combination is pressed
63                 else
64                     next_state = KEY_WAIT;
65             end
66             // load x position
67             LOAD_X: begin
68                 // if only go_X is pressed
69                 if ((go_X_Y == 1'b1) & (go_Blck == 1'b0))
70                     next_state = LOAD_X_WAIT;
71                 // if go_Blck is pressed
72                 else if (go_Blck == 1'b1)
73                     next_state = PRINT_BLACK;
74                 else
75                     next_state = LOAD_X;
76             end
77         endcase
78     end
79 endmodule

```

```

72 // wait until go_X goes low
73 LOAD_X_WAIT: next_state = go_X_Y ? LOAD_X_WAIT : LOAD_Y_C;
74 // load y position
75 LOAD_Y_C: begin
76 // if only go_Y is pressed
77 if ((go_X_Y == 1'b1) & (go_Blck == 1'b0))
78 next_state = LOAD_Y_C_WAIT;
79 // if go_Blck is pressed
80 else if (go_Blck == 1'b1)
81 next_state = PRINT_BLACK;
82 else
83 next_state = LOAD_Y_C;
84 end
85 // wait until go_Y goes low
86 LOAD_Y_C_WAIT: next_state = go_X_Y ? LOAD_Y_C_WAIT : DRW_SHP;
87 // draw to frame buffer
88 DRW_SHP: begin
89 // dont goto draw state w8 unless work is done
90 // if only go_Drw is pressed
91 if ((go_Drw == 1'b1) & (go_Blck == 1'b0))
92 next_state = DRW_SHP_WAIT;
93 // if go_Blck is pressed
94 else if (go_Blck == 1'b1)
95 next_state = PRINT_BLACK;
96 else
97 next_state = DRW_SHP;
98 end
99 // start over after drawing
100 DRW_SHP_WAIT: next_state = go_Drw ? DRW_SHP_WAIT : KEY_WAIT;
101 // load black for all pixels
102 PRINT_BLACK: next_state = go_Blck ? BLACK_WAIT : PRINT_BLACK;
103 // wait untile go_Blck goes low
104 BLACK_WAIT: next_state = go_Blck ? BLACK_WAIT : KEY_WAIT;
105 // stay at KEY_WAIT by default
106 default: next_state = KEY_WAIT;
107 endcase
108
109 end // state_table
110
111 // output logic for datapath control signals
112 always @(*)
113 begin
114
115 // all signals are 0 by default, to avoid latches
116 ld_x = 1'b0;
117 ld_Y_C = 1'b0;
118 blk = 1'b0;
119 plot = 1'b0;
120 ii = 8'd0;
121 jj = 8'd0;
122
123 case (current_state)
124 LOAD_X: begin
125 ld_x = 1'b1; // enable load for register x
126 end
127 LOAD_Y_C: begin
128 ld_Y_C = 1'b1; // enable load for register Y and C
129 end
130 DRW_SHP_WAIT: begin // draw square
131 // enable plot to store values into frame buffer
132 plot = 1'b1;
133 // max cycles for traversing along row (x) axis
134 ii = SHAPE_SZ_X;
135 // max cycles for traversing along column (y) axis
136 jj = SHAPE_SZ_Y;
137 end
138 BLACK_WAIT: begin
139 // load black for all pixels in the window
140 blk = 1'b1;
141 // enable plot to store values into frame buffer
142 plot = 1'b1;
143 // max cycles for traversing along row (x) axis
144 ii = WINDOW_SZ_X;
145 // max cycles for traversing along column (y) axis
146 jj = WINDOW_SZ_Y;
147 end

```

```

148         endcase // no default needed; all of our outputs were assigned a value
149     end // enable_signals
150
151     // current_state registers
152     always @(posedge clk)
153     begin
154         if(!resetn)
155             current_state <= KEY_WAIT;
156         else
157             current_state <= next_state;
158     end // state_FFs transition
159
160 endmodule // control
161
162
163
164 /* datapath module */
165 module datapath (input clk, resetn, ld_x, ld_y_c, blk, plot, input [7:0] ii, jj, input [6:0]
166                 x_y_in, input [2:0] C_in, output reg [7:0] X_r, Y_r, output reg [2:0] C_r);
167
168     // input registers
169     reg [7:0] X, Y, cnt_ii, cnt_jj;
170     reg [2:0] C;
171
172     // registers X, Y, C with respective input logic
173     always @(posedge clk)
174     begin
175         if(!resetn)
176         begin
177             X <= 8'd0;
178             Y <= 8'd0;
179             cnt_ii <= 8'd0;
180             cnt_jj <= 8'd0;
181             C <= 3'd0;
182             X_r <= X;
183             Y_r <= Y;
184             C_r <= C;
185         end
186
187         else
188         begin
189             // load X and X_r
190             if (ld_x == 1'b1)
191             begin
192                 X <= {1'b0, x_y_in};
193                 X_r <= X;
194             end
195             // load Y, C, Y_r, C_r
196             if (ld_y_c == 1'b1)
197             begin
198                 Y <= {1'b0, x_y_in};
199                 C <= C_in;
200                 Y_r <= Y;
201                 C_r <= C;
202             end
203             //set (X,Y) to (0,0) and load C with black
204             if (blk == 1'b1)
205             begin
206                 X <= 8'd0;
207                 Y <= 8'd0;
208                 C <= 3'd0;
209                 X_r <= X;
210                 Y_r <= Y;
211                 C_r <= C;
212             end
213             // increment X and Y by ii and jj respectively
214             if ((cnt_ii == (ii - 1'b1)) & (ii > 8'd0) & (plot == 1'b1))
215             begin
216                 cnt_ii <= 8'd0;
217                 cnt_jj <= cnt_jj + 1'b1;
218             end
219
220             else if ((ii > 8'd0) & (plot == 1'b1))
221             begin
222                 cnt_ii <= cnt_ii + 1'b1;
223             end

```

```
224
225         if ((cnt_jj == (jj - 1'b1)) & (cnt_ii == (ii - 1'b1))
226             & (jj > 8'd0) & (plot == 1'b1))
227         begin
228             cnt_jj <= 8'd0;
229         end
230
231         if (plot == 1'b1)
232         begin
233             X_r <= X + cnt_ii;
234             Y_r <= Y + cnt_jj;
235         end
236         else
237         begin
238             X_r <= 8'd0;
239             Y_r <= 8'd0;
240         end
241     end
242 end
243
244 endmodule // datapath
```

