RTL CHALLENGE

DAY – 2:- Verilog Code for Implementation of Basic Logic Gates in GateLevel.

```
Software used :- Xilink Vivado(2023.1)
```

BASIC GATES:-

AND GATE, OR GATE, NOT GATE, NAND GATE, NOR GATE, XOR GATE, XNOR GATE

By using these gates To implement the RTL Challenge to schematic and waveform using Xilinx Vivado(2023.1) Software.

DESIGN CODE:-

endmodule

```
// Design Name: Gate Level
// Module Name: basicgatesusinggatelevel

module basicgatesusinggatelevel(
   input a,b,
   output andout,orout,notout,xorout,nandout,norout,xnorout
);

and(andout,a,b);
   or(orout,a,b);
   not(notout,a);
   xor(xorout,a,b);
   nand(nandout,a,b);
   nor(norout,a,b);
   xnor(xnorout,a,b);
```

TEST BENCH:-

```
// Design Name: Gate Level
// Module Name: basicgatesusinggatelevel tb
module basicgatesusinggatelevel_tb();
reg a;
reg b;
wire andout, orout, notout, xorout, nandout, norout, xnorout;
basicgatesusinggatelevel uut(.a(a),.b(b),.andout(andout),.orout(orout),.
hotout (notout),.xorout (xorout),.nandout (nandout),.norout (norout),.xnorout (xnorout));
initial
    begin
        a=0;b=0;#100;
        a=0;b=1;#100;
        a=1;b=0;#100;
        a=1;b=1;#100;
    end
endmodule
```

RTL SCHEMATIC:-




fig:-basicgates

OUTPUT WAVEFORM:-




fig:- RTL schematic

THANK YOU