
vgg16: one drlcap job (job 61)
requested cap
actual SM clock
case A (forced max)
MHz
2000
1000
core util
memory util
%
100
50
0
Board power (W)
150
100
50
0
5
10
15
20
25
30
35
Time in job (s)