



Circuit Delay Definitions :



Propagation Delay

$$t_p = \left(\frac{t_{pHL} + t_{pLH}}{2} \right)$$



Definitions :

Rise - Time (t_r) : time to rise from 10% of V_{DD} to crossing 90% of V_{DD} .

Fall - Time (t_f) : time to fall from 90% of V_{DD} to crossing 10% of V_{DD} .

$$\text{Edge-rate } (t_{r,f}) = \left(\frac{t_r + t_f}{2} \right)$$

T_{PHL} : Delay when output goes from High to Low when input is rising.

T_{PLH} : Delay when output goes from Low to High when input is falling.

$$\text{Delay } (t_p) = \left(\frac{T_{PLH} + T_{PHL}}{2} \right)$$

Where does the power go in CMOS Circuits :

1) Dynamic Power Dissipation

Charging and discharging of capacitors.


2) Short - Circuit Current

Short circuit path between supply-rails during switching

3) Leakage

Leaking diodes and transistors.

Dynamic Power Dissipation :




$$\text{Energy / Transition} = C_L \cdot V_{dd}^2$$

$$\text{Power} = \text{Energy / Transition} \cdot f = C_L \cdot V_{dd}^2 \cdot f$$

- Not a function of transistor sizes .
- Need to reduce C_L , V_{dd} and f to reduce power .

Leakage :



Sub-threshold current is one of the most compelling issue in low-power circuit design.