

Circuit Delay Definitions:







$$t_b = \left(\frac{t_{bHL} + t_{bLH}}{2}\right)$$



Definitions :

Rise - Time (ty): time to rise from 10% of VDD to crossing 90% of VDD.

Fall-Time (tf): time to fall from 90% of VDD to crossing 10% of VDD.

Edge-vate 
$$(t_{rj}) = (\frac{t_r + t_f}{2})$$

TAHL : Delay when output goes from High to Low when input is vising.

THEH : Delay when oulput goes from Low to High when input in falling.

Delay 
$$(t_p) = \left(\frac{T_{plh} + T_{phl}}{2}\right)$$




Where does the power go in CMOS Circuits:

- 1) Dynamic Power Dissipation
  Charging and discharging of capacitors.
- 2) Short Circuit Current

  Short circuit path between supply-rails during switching
- 3) Leakage Leaking diodes and transistors.




Dynamic Power Dissipation:



Energy / Transition = 
$$C_L * V_{dd}^2$$
  
Power = Energy / Transition \*  $f = C_L \cdot V_{dd}^2 \cdot f$ 

- Not a function of transistor sizes.
- Need to reduce CL, Vdd and f to reduce power.



Leakage:

Vin=0

Vin=0

Vin=0

Vout

Leakage:

Sub-Threshold

Sub-threshold current is one of the most compelling issue in low-power circuit design.

