

C:\Windows\System32\cmd...
C:\iverilog\bin>IVERILOG

bin

New ▾

Sort ▾ View ▾

← → ▾ ↑

> This PC > Local Disk (C:) > iverilog > bin

Search bin

Name	Date modified	Type	Size
Example_1.v	03-06-2012 08:17	Text Document	0 KB
fst2vcd	03-06-2012 08:17	Application	385 KB
fstminor	03-06-2012 08:17	Application	388 KB
ghwdump	03-06-2012 08:17	Application	142 KB
gtkwave	03-06-2012 08:17	Application	2,231 KB
iverilog	03-06-2012 08:17	Application	76 KB
iverilog.vpi	03-06-2012 08:17	Application	34 KB
libatk-1.0-0.dll	03-06-2012 08:22	Application extension	234 KB
libcairo-2.dll	03-06-2012 08:18	Application extension	1,254 KB
libexpat-1.dll	03-06-2012 08:32	Application extension	162 KB
libfontconfig-1.dll	03-06-2012 08:50	Application extension	427 KB
libfreeType 6.dll	03-06-2012 08:18	Application extension	706 KB
libgdc_s_dw2-1.dll	01-12-2011 20:30	Application extension	116 KB
libgdc_s_sjlj 1.dll	18-08-2013 17:18	Application extension	96 KB
libgdk-pixbuf-2.0-0.dll	03-06-2012 08:32	Application extension	374 KB
libgdk-win32-2.0-0.dll	03-06-2012 08:50	Application extension	926 KB

58 items 1 item selected 0 bytes

Open Enter

Open with >

Compress to ZIP file

Copy as path


Properties Alt+Enter

Edit with Notepad++


Show more options Shift+F10

1/1






```
1 module example_circuit1 (
2     A,
3     B,
4     C,
5     Z
6 );
7
8
9     input A, B, C;
10    output Z;
11    wire w1, w2, w3;
12    and G1 (w1, C, B);
13    or G3 (w2, A, w1);
14    and G2 (w3, A, B);
15    or G4 (Z, w2, w3);
16 endmodule
```



Example :



A	B	C	Z
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1




C:\iverilog\bin\Example_1.v

File Edit Search View En

Example_1.v

```
1 module examp1
2     A,
3     B,
4     C,
5     Z;
6
7     ~);
8
9     input A,
10    output Z;
11    wire w1,
12    and G1 (w1,
13    or G3 (w2,
14    and G2 (w3,
15    or G4 (Z,
16    endmodule
```



bin

New

Sort

View

...

This PC > Local Disk (C:) > iverilog > bin

Search bin

Name	Date modified	Type	Size
libmptr-1.dll	15-02-2010 12:46	Application extension	266 KB
libpango-1.0-0.dll	03-06-2012 08:30	Application extension	415 KB
libpangocairo-1.0-0.dll	03-06-2012 08:30	Application extension	177 KB
libpangofl2-1.0-0.dll	03-06-2012 08:30	Application extension	482 KB
libpangowin32-1.0-0.dll	03-06-2012 08:30	Application extension	177 KB
libpixman-1-0.dll	03-06-2012 08:30	Application extension	3,248 KB
libpng15-15.dll	03-06-2012 09:30	Application extension	302 KB
libquadmath-0.dll	01-12-2011 20:30	Application extension	711 KB
libreadline5.dll	05-06-2013 23:26	Application extension	590 KB
libssp-0.dll	01-12-2011 20:30	Application extension	32 KB
libstdc++-6.dll	01-12-2011 20:30	Application extension	958 KB
libwinpthread-1.dll	29-04-2012 15:09	Application extension	48 KB
libxml2-2.dll	03-06-2012 08:21	Application extension	1,647 KB
bt2miner.exe	05-08-2013 14:23	Application	160 KB
bt2vod.exe	05-08-2013 14:23	Application	168 KB
example_1_TB.v	03-09-2024 11:39	Text Document	0 KB

59 items 1 item selected 0 bytes

Rename

 If you change a file name extension, the file might become unusable.

Are you sure you want to change it?

Yes

No

OUT

Z

0

0

0

1


1

1

1


1

1/1



```
1 module example_circuit1_TB;
2   reg A, B, C;
3   wire Z;
4   example_circuit1 M1 (A, B, C, Z);
5   initial begin
6     A = 1'b0;
7     B = 1'b0;
8     C = 1'b0;
9
10    #20 A = 1'b0;
11    B = 1'b0;
12    C = 1'b1;
13
14    #20 A = 1'b0;
15    B
16
```


b0
b1
begin



```
C:\verilog\bin\Example 1 TB.v - Notepad++
File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window ?

Example 1.v Example 1 TB.v

23 B = 1'b0;
24 C = 1'b0;
25
26 #20 A = 1'b1;
27 B = 1'b0;
28 C = 1'b1;
29
30 #20 A = 1'b1;
31 D = 1'b1;
32 C = 1'b0;
33
34 #20 A = 1'b1;
35 B = 1'b1;
36 C = 1'b1;
37
38 #20 A = 1'b0;
39 B = 1'b0;
40 C = 1'b0;
41
42 end
43 initial begin
44     $monitor($time, "A = %b, D = %b, C = %b, Z = %b", A, D, C, Z);
45 end
46 initial begin
47     $dumpfile("example circuit1.vcd");
48     $dumpvars(0, example circuit1 tb);
49 end
50 endmodule
51
```




Note1 - Windows Journal

File Edit View Insert Actions Tools Help

100%

Example :



A	B	C	Z
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

1/1

```
C:\Windows\System32\cmd.exe
C:\iverilog\bin>iverilog.exe -o example_circuit1 Example_1_TB.v Example_1.v
```



Note1 - Windows Journal

File Edit View Insert Actions Tools Help

Example :

```
graph LR
    A1((A)) --- G1[AND G1]
    B1((B)) --- G1
    C1((C)) --- G1
    G1 --- W1((W1))
    A2((A)) --- G3[OR G3]
    W1 --- G3
    G3 --- W2((W2))
    A3((A)) --- G2[AND G2]
    B2((B)) --- G2
    G2 --- W3((W3))
    W2 --- G4[OR G4]
    W3 --- G4
    G4 --- OUT((OUT))
```

A	B	C	Z
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

1/1

C:\iverilog\bin>iverilog.exe -o example_circuit1 Example_1_TB.v Example_1.v

C:\iverilog\bin>vvp.exe example_circuit1

VCD info: dumpfile example_circuit1.vcd opened for output.

```


0A = 0, B = 0, C = 0, Z = 0
20A = 0, B = 0, C = 1, Z = 0
40A = 0, B = 1, C = 0, Z = 0
60A = 0, B = 1, C = 1, Z = 1
80A = 1, B = 0, C = 0, Z = 1
100A = 1, B = 0, C = 1, Z = 1
120A = 1, B = 1, C = 0, Z = 1
140A = 1, B = 1, C = 1, Z = 1
160A = 0, B = 0, C = 0, Z = 0
    
```

C:\iverilog\bin>

File Edit View Insert Actions Tools Help

100%

Example :



A	B	C	Z
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

```
C:\Windows\System32\cmd.exe
C:\iverilog\bin>iverilog.exe -o example_circuit1 Example_1_TB.v Example_1.v
C:\iverilog\bin>vvp.exe example_circuit1
VCD info: dumpfile example_circuit1.vcd opened for output.
    0A = 0, B = 0, C = 0, Z = 0
   20A = 0, B = 0, C = 1, Z = 0
   40A = 0, B = 1, C = 0, Z = 0
   60A = 0, B = 1, C = 1, Z = 1
   80A = 1, B = 0, C = 0, Z = 1
  100A = 1, B = 0, C = 1, Z = 1
  120A = 1, B = 1, C = 0, Z = 1
  140A = 1, B = 1, C = 1, Z = 1
  160A = 0, B = 0, C = 0, Z = 0
C:\iverilog\bin>gtkwave.exe example_circuit1.vcd_
```



Note1 - Windows Journal

File Edit View Insert Actions Tools Help

Example :

A	B	C	Z
✓0	✓0	✓0	0 ✓
✓0	✓0	✓1	0 ✓
✓0	✓1	✓0	0 ✓
✓0	✓1	✓1	1 ✓
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

1/1

SST

example_circuit1_tb
M1

Type	Signals
wire	A
wire	B
wire	C
wire	Z
wire	w1
wire	w2
wire	w3

Filter:



NPTEL

Append Insert Replace

Signals

Time

A=0
B=1
C=1
Z=1
w1=1
w2=1
w3=0

Waves

