
Input Pattern dependent delay:



- Delay is dependent on the patterns of input.
 - Low to High Transition
 - both inputs go low

delay is 0.69. Rp. CL

- one input goes low


delay is 0.69. Rp.CL


- High to Low Transition

- both input go high delay in 0.69.2Rn.C.



Delay dependence on input pattern:






Input Data Pattern	Delay (psec)	
A=B=0→1	67	
A=1, B=0→1	64_	
A= 0→1, B=1	61	
A=B=1→0	45 best	-
A=1, B=1→0	80	120
A= 1→0, B=1	81 word	e.

 \rightarrow NMOS = 0.5 μ m/0.25 μ m

→PMOS = 0.75μm/0.25 μm



Transistor sizing of complex CMOS gates;





Fan - In of Gode:



$$\begin{array}{c|c}
A & -C & D \\
A & -C & D \\
B & -C & C \\
\hline
C & C & C \\
D & -C & C \\
\hline
T & C_1
\end{array}$$

Propagation delay degrades rabidly as a function of fan-in. - Quadratically in the worst case.



Design Techniques for fast Logic gates.

- Progressive Sizing:

$$N \longrightarrow M_N \qquad \overrightarrow{T} C_L$$

$$3 \longrightarrow M_3 \qquad \overrightarrow{T} C_3$$

$$2 \longrightarrow M_2 \qquad \overrightarrow{T} C_2$$

$$1 \longrightarrow M_1 \qquad \overrightarrow{T} C_1$$

Distributed RC Line

(the transister closest to the output is smallest)

Can reduce delay by more than 20%.

