# ASIC Homework – 2

Name: J. Prashanth

Roll number: IMT2019507

Note: All the .tcl, verilog, excel files and data folders can be found along with this pdf submission. Please refer to the file in case the screenshots are too small / not readable. All the script files are well commented, please go through them for code explanations. The questions are in no way altered to get a positive slack.

(A) sel\_sense:

### Description:

"sel\_sense" is a simple combinational circuit with two inputs and one output. A plain-English behavioral description of the logic is as follows:

- 1. The circuit has one output, B, and two inputs, A and S
- 2. The output B is equal to input A if S=0 or is equal to the inverse of A if S=1.
- (1) Behavioral Verilog code for sel\_sense :

```
change log Sel_sense v S

1 module sel_sense (A, S, B);

2 input A, S;
 output B;


5 assign B = S?~A:A;

7

8 endmodule

9
```

# (2) Schematic of circuit that implements sel\_sense :





# (3) Truth table of sel\_sense :

S	Α	В
0	0	0
0	1	1
1	0	1
1	1	0

S\A	0	1
0	0	1
1	1	0

Making a K-map, we can see that,  $B = A(^{\sim}S) + S(^{\sim}A) = A \oplus S$ ,





(4) Synthesize sel\_sense using Skywater HS and MS libraries, netlist file results and synthesis scripts :

(ss, 150C, 1.6V - pvt)

The sel\_sense\_hs\_c.tcl file: (Synthesis file for HS library)

```
sel_sense_ms_c.tcl \( \) sel_sense_hs_c.tcl \( \)

#rm designs/*

# reading the sel_sense.v verilog file

read_hdl /home/cad5/Hw-2/sel_sense.v

# setting the .lib file to be used

set_attr library /home/cad5/PDK/sky130_fd_sc_hs/Liberty/sky130_fd_sc_hs_ss_150C_1v60.lib

# elaborate

set_attr syn_generic_effort high

syn_gen

syn_map

# setting the max delay from input pins A, S to output pin B to be 50 ps

set_max_delay 0.05 -from A -to B

set_max_delay 0.05 -from S -to B

# setting the load capacitance of output pin B to 0.00277 pF

set_load 0.0027700000 B

# set_attr syn_opt_effort high

syn_opt

# writing the obtained verilog file into sel_sense_output_hs_c.v file

write_hdl > sel_sense_output_hs_c.v
```

The sel\_sense\_ms\_c.tcl file: (Synthesis file for MS library)

```
sel_sense_ms_ctcl 
sel_sense_hs_ctcl 
frm designs/*

# reading the sel_sense.v verilog file
read_hdl /home/cad5/Hw-2/sel_sense.v

# setting the .lib file to be used
set_attr library /home/cad5/PDK/sky130_fd_sc_ms/Liberty/sky130_fd_sc_ms__ss_150C_1v60.lib

elaborate
set_attr syn_generic_effort high
syn_gen
syn_map

# setting the max delay from input pins A, S to output pin B to be 50 ps
set_max_delay 0.05 -from A -to B
set_max_delay 0.05 -from S -to B

# setting the load capacitance of output pin B to 0.00297 pF
set_load 0.0029700000 B

# set_attr syn_opt_effort high
syn_opt

# writing the obtained verilog file into sel_sense_output_ms_c.v file
write_hdl > sel_sense_output_ms_c.v
```

The sel\_sense\_output\_hs\_c.v file: (The output HDL file for HS lib)

```
sel_sense_output_ms_c.v 🗵
                            sel_sense_output_hs_c.v 🗵
    // Generated by Cadence Genus(TM) Synthesis Solution 16.25-s068_1
2
     // Generated on: Sep 26 2021 12:42:17 IST (Sep 26 2021 07:12:17 UTC)
3
4
     // Verification Directory fv/sel_sense
     module sel_sense(A, S, B);
       input A, S;
8
       output B;
       wire A, S;
10
       wire B:
       sky130_fd_sc_hs_xor2_1 g14__7837(.A (S), .B (A), .X (B));
12
     endmodule
13
```

The sel sense output ms c.v file: (The output HDL file for MS lib)

```
sel sense output ms c.v X
                            sel sense output hs c.v X
    // Generated by Cadence Genus(TM) Synthesis Solution 16.25-s068_1
     // Generated on: Sep 26 2021 12:42:18 IST (Sep 26 2021 07:12:18 UTC)
     // Verification Directory fv/sel_sense
5
6
      module sel_sense(A, S, B);
       input A, S;
8
       output B;
       wire A, S;
10
       wire B;
       sky130_fd_sc_ms_xor2_1 g14__7837(.A (S), .B (A), .X (B));
12
      endmodule
```

(5) Synthesize sel\_sense using Skywater HS and MS libraries, netlist file results and synthesis scripts (without using XOR and XNOR gates):

(ss, 150C, 1.6V - pvt)

The sel\_sense\_hs\_d.tcl file: (Synthesis file for HS library)

```
### designs/*
# reading the set_sense v verilog file
read_ndt /home/cad3/Hw-2/set_sense v

# setting the lib file to be used
# setting the lib file to be used
# setting the lib file to be used
# setting the lib file to perinc_effort high
# syn_gen

# setting the don't use condition on the xor and xnor gates obtained after using the grep commands
# setting the don't use condition on the xor and xnor gates obtained after using the grep commands
# setting the don't use condition on the xor and xnor gates obtained after using the grep commands
# setting the don't use condition on the xor and xnor gates obtained after using the grep commands
# setting the don't use condition on the xor and xnor gates obtained after using the grep commands
# setting the max delay from input pins A, S to output pin B to be 50 ps
# setting the max delay from input pins A, S to output pin B to be 50 ps
# set_max_delay 0.05 -from A - to B
# setting the load capacitance of output pin B to 0.00277 pF
# setting the load capacitance of output pin B to 0.00277 pF
# setting the load capacitance of output pin B to 0.00277 pF
# set_tart syn_opt_effort high
# yn_opt
# writing the obtained veritog file into set_sense_output_hs_d.v file
# write_hd\ > set_sense_output_hs_d.v
```

The sel\_sense\_ms\_d.tcl file : (Synthesis file for MS library)

```
| sel_sense_hs_dtc | Sel_sense_ms_dtc | Sel_sense_mtp_dtc | Sel_sense_ms_dtc | Sel_sense_
```

### The sel\_sense\_output\_hs\_d.v file: (The output HDL file for HS lib)

```
sel sense output ms d.v X
                                sel sense output hs d.v ≥
     // Generated by Cadence Genus(TM) Synthesis Solution 16.25-s068_1
      // Generated on: Sep 26 2021 12:42:19 IST (Sep 26 2021 07:12:19 UTC)
      // Verification Directory fv/sel_sense
       module sel_sense(A, S, B);
       input A, S;
8
       output B;
        wire A. S:
10
        wire B;
12
        wire n_13, n_14, n_15, n_16;
        sky130_fd_sc_hs_nand2_1 g16(.A (n_14), .B (n_16), .Y (B));
        sky130_fd_sc_hs__nand2_2 g20(.A (n_13), .B (S), .Y (n_14));
        sky130_fd_sc_hs__inv_8 g21(.A (A), .Y (n_13));
15
        sky130_fd_sc_hs__nand2_2 g17(.A (n_15), .B (A), .Y (n_16));
        sky130_fd_sc_hs__inv_16 g19(.A (S), .Y (n_15));
18
       endmodule
```

The sel\_sense\_output\_ms\_d.v file: (The output HDL file for MS lib)


```
sel_sense_output_ms_d.v X
                                sel sense output hs d.v X
     // Generated by Cadence Genus(TM) Synthesis Solution 16.25-s068_1
       // Generated on: Sep 26 2021 12:42:20 IST (Sep 26 2021 07:12:20 UTC)
5
      // Verification Directory fv/sel_sense
       module sel_sense(A, S, B);
       input A, S;
8
        output B;
        wire A. S:
10
        wire B;
12
        wire n_17, n_18, n_19, n_20;
        sky130_fd_sc_ms__nand2_1 g16(.A (n_18), .B (n_20), .Y (B));
13
        sky130_fd_sc_ms__nand2_2 g17(.A (n_17), .B (A), .Y (n_18));
        sky130_fd_sc_ms__inv_8 g19(.A (S), .Y (n_17));
16
        sky130_fd_sc_ms__nand2_2 g18(.A (n_19), .B (S), .Y (n_20));
        sky130_fd_sc_ms__inv_16 g20(.A (A), .Y (n_19));
       endmodule
18
```

(6) For this question, first we write a synthesis file for each HS and MS libraries, the tcl files written for those libraries are "sel\_sense\_hs\_6.tcl" and "sel\_sense\_ms\_6.tcl" respectively. All the data acquired from the tcl scripts are in the "hs\_S0\_data", "hs\_S1\_data", "ms\_S0\_data" and "ms\_S1\_data" folders. I have gathered the data and put them in an excel sheet "Graph\_data.xlsx". The screenshots of the graphs and data from the excel sheet are also given below.

Synthesis file used for getting data for HS library:

```
sel sense ms 6.tcl X
                                sel_sense_hs_6.tcl 区
        #rm designs/*
        # reading the sel_sense.v verilog file
         ead_hdl /home/cad5/Hw-2/sel_sense.v
 5
6
7
8
        # setting the .lib file to be used
        set_attr_tibrary /home/cad5/PDK/sky130_fd_sc_hs/Liberty/sky130_fd_sc_hs__ss_150C_1v60.tib
        # setting the max delay from input pins A, S to output pin B to be 50 ps
        set_max_delay 0.05 <mark>-from</mark> A <mark>-to</mark> B
        set_max_delay 0.05 -from S -to B
        # for the value of S = 0
        set_case_analysis 0 S
        # seting the value of input's transition to 40 ps
        set_input_transition 0.04 A
        # the load capacitance of output pin B is incremented in values of 0.02 from 0.005 to 0.1
        # started with 0.02 as it was easier for the file naming and representation
      foreach in collection itr [list 0.005 0.02 0.04 0.06 0.08 0.1] [
        set_load $itr <mark>-pin_load</mark> B
        set_attr syn_opt_effort high
        syn_opt
        report_timing -from A -to B > /home/cad5/Hw-2/hs_S0_data/$itr+_hs_s0_report.txt
        # for the value of S = 1
        set_case_analysis1S
        # the load capacitance of output pin B is incremented in values of 0.02 from 0.005 to 0.1
        # started with 0.02 as it was easier for the file naming and representation
      foreach in collection itr [list 0.005 0.02 0.04 0.06 0.08 0.1] [
        set_load $itr -pin_load B
        set_attr syn_opt_effort high
        svn opt
48
49
        report_timing -from A -to B > /home/cad5/Hw-2/hs_S1_data/$itr+_hs_s1_report.txt
```

# Synthesis file used for getting data for MS library:



100

-----S = 0 Delay ------S = 1 Delay

0.12

20 21 22

23

24 25

26

0.04

0.06

Capacitance (pF)

### (B) Buffers in Standard Cell Library:

Cell Name	Name of	Capacitance of
	Input Pin	Input Pin (pF)
BUFX2 (from Cadence RAK, /max/slow.lib)	А	0.000601595
BUF_X2 (from Nangate_15nm_OCL, NanGate_15nm_OCL_slow_conditional_nldm.lib)	1	0.000839939
BUF_X2 (from Nangate_15nm_OCL, NanGate_15nm_OCL_slow_conditional_ecsm.lib)	1	0.000839939
BUF_X2 (from Nangate_15nm_OCL, NanGate_15nm_OCL_slow_conditional_ccs.lib)	I	0.000839939

#### Screenshots:

First, we identify the naming in the .lib files, after trial and error we find out that buffer files of strength "n" are named like BUF\_X{n}. So now we use the grep command to find out the capacitances.

```
rashanth@DESKTOP-C1PFNS2:/mnt/c/Users/jonna/Documents/PDK/Cadence_RAK_1
8.1_blockImplementation/LIBS/lib/max$ grep -A 10 "cell (BUFX2" slow.lib
cell (BUFX2) {
 area : 0.0;
  cell_leakage_power : 0.0852604;
  rail_connection( VDD, RAIL_VDD );
  rail_connection( VSS, RAIL_VSS );
  pin(A) {
    direction : input;
    input_signal_level : RAIL_VDD;
   capacitance : 0.000601595;
    rise_capacitance : 0.000601052;
    fall_capacitance : 0.000601595;
ell (BUFX20) {
area : 0.0;
  cell_leakage_power : 0.840344;
 rail_connection( VDD, RAIL_VDD );
rail_connection( VSS, RAIL_VSS );
  pin(A)
    direction : input;
    input_signal_level : RAIL_VDD;
    capacitance : 0.00359149;
    rise_capacitance : 0.00358933;
    fall_capacitance : 0.00359149;
prashanth@DESKTOP-C1PFNS2:/mnt/c/Users/jonna/Documents/PDK/Cadence_RAK_1
8.1_blockImplementation/LIBS/lib/max$
```

```
prashanth@DESKTOP-C1PFNS2:/mnt/c/Users/jonna/Documents/PDK/NanGate_15nm_
OCL_v0.1_2014_06_Apache.A/front_end/timing_power_noise/NLDM$ ls
NanGate_15nm_OCL_fast_conditional_nldm.lib
NanGate_15nm_OCL_jow_temp_conditional_nldm.lib
NanGate_15nm_OCL_slow_conditional_nldm.lib
NanGate_15nm_OCL_typical_conditional_nldm.lib
NanGate_15nm_OCL_typical_conditional_nldm.lib
prashanth@DESKTOP-C1PFNS2:/mnt/c/Users/jonna/Documents/PDK/NanGate_15nm_
OCL_v0.1_2014_06_Apache.A/front_end/timing_power_noise/NLDM$ grep -A 10
" cell (BUF" NanGate_15nm_OCL_slow_conditional_nldm.lib
cell (BUF_X1) {
                drive_strength : 1;
                                                              : 0.245760;
                 area
                 pg_pin(VDD) {
                               voltage_name : VDD;
                                pg_type
                                                       : primary_power;
                 pg_pin(VNW) {
                                voltage_name : VNW;
     cell (BUF_X2) {
                 drive_strength : 2;
                 area
                                                               : 0.245760;
                 pg_pin(VDD) {
                               voltage_name : VDD;
                               pg_type
                                                      : primary_power;
                 pg_pin(VNW) {
                               voltage_name : VNW;
     cell (BUF_X4) {
   rashanth@DESKTOP-C1PFNS2:/mnt/c/Users/jonna/Documents/PDK/NanGate_15nm_OCL_v0.1_2014_0
_Apache.A/front_end/timing_power_noise/NLDM$ grep -A 40
cell (BUF_X2)" NanGate_15nm_OCL_slow_conditional_nldm.lib
   cell (BUF_X2) {
             drive_strength : 2;
                                                    : 0.245760;
             pg_pin(VDD) {
                          voltage_name : VDD;
pg_type : primary_power;
             pg_pin(VNW) {
                          voltage_name : VNW;
                          pg_type
             }
pg_pin(VPW) {
voltage_name : VPW;
voltage_ : pwell;
             pg_pin(VSS) {
                          voltage_name : VSS;
                          pg_type : primary_ground;
             cell_leakage_power
                                                    : 819445.222351;
             leakage_power () {
                                                   : "!I";
: 884643.328180;
                           when
                          value
             leakage_power () {
                                                    : "I";
: 754247.116522;
             pin (I) {
                                                                     input;
"VDD";
"VSS";
0.839939;
                          direction
                          related_power_pin
                           related_ground_pin
                           capacitance
```

(C) mux\_comparator:

(1) The verilog code for mux comparator is given below:

```
mux_comparator.v 🗵
    module mux_comparator (
        input [2:0] x,
        input [2:0] v.
        output reg [2:0] z
        always @(x or y)
8
        begin
10
         if (x < y)
12
          else
14
           z = y;
        end
      endmodule
18
19
```

I have written the test bench for the above verilog file and obtained the following results to validate the working of the mux\_comparator by taking few random cases, (testbench file: "mux\_comparator\_tb.v")

```
F:\Semester Courses\Physical Design of ASICs\Assignments\Homework-2\Hw-2i
verilog -o result mux_comparator_tb.v

F:\Semester Courses\Physical Design of ASICs\Assignments\Homework-2\Hw-2v
vp result

VCD info: dumpfile mux_comparator.vcd opened for output.

x value = 3 , y value = 0 --> z value = 0

x value = 4 , y value = 1 --> z value = 1

x value = 1 , y value = 2 --> z value = 1

x value = 4 , y value = 4 --> z value = 4

x value = 1 , y value = 0 --> z value = 0

x value = 6 , y value = 5 --> z value = 5

x value = 4 , y value = 6 --> z value = 4

x value = 6 , y value = 3 --> z value = 3

F:\Semester Courses\Physical Design of ASICs\Assignments\Homework-2\Hw-2>
```

## (2) .sdc files for,

Cadence RAK lib: (file: "mux\_comparator\_cadence\_RAK.sdc")

```
mux_comparator_cadence_RAK.sdc 🗵
      # Created by Genus(TM) Synthesis Solution 16.25-s068_1 on Sun Sep 26 12:42:36 +0530 2021
      set_units -capacitance 1000.0fF
set_units -time 1000.0ps
      # Set the current design
      set_load -pin_load 0.0006 [get_ports {z[2]}]
set_load -pin_load 0.0006 [get_ports {z[1]}]
set_load -pin_load 0.0006 [get_ports {z[0]}]
       set_max_delay 0.25 -from [list \
[get_ports {x[2]}] \
[get_ports {x[1]}] \
       [get_ports {y[1]}] \
[get_ports {y[0]}] -to [list \
[get_ports {z[2]}] \
[get_ports {z[1]}] \
[get_ports {z[0]}]]
      set_clock_gating_check -setup 0.0
set_input_transition 0.1 [get_ports {x[2]}]
set_input_transition 0.1 [get_ports {x[1]}]
28
29
      set_input_transition 0.1 [get_ports {x[0]}]
set_input_transition 0.1 [get_ports {y[0]}]
set_input_transition 0.1 [get_ports {y[1]}]
set_input_transition 0.1 [get_ports {y[0]}]
       set_wire_load_mode "enclosed"
       set_dont_use [get_lib_cells gpdk045bc/CLKAND2X2]
      set_dont_use [get_lib_cells gpdk045bc/CLKAND2X6]
set_dont_use [get_lib_cells gpdk045bc/CLKBUFX12]
set_dont_use [get_lib_cells gpdk045bc/CLKBUFX16]
38
39
       set_dont_use [get_lib_cells gpdk045bc/CLKBUFX2]
      set_dont_use [get_lib_cells gpdk045bc/CLKBUFX20]
set_dont_use [get_lib_cells gpdk045bc/CLKBUFX4]
set_dont_use [get_lib_cells gpdk045bc/CLKBUFX6]
       set_dont_use [get_lib_cells gpdk045bc/CLKBUFX8]
       set_dont_use [get_lib_cells gpdk045bc/CLKINVX1]
      set_dont_use [get_lib_cells gpdk045bc/CLKINVX12]
set_dont_use [get_lib_cells gpdk045bc/CLKINVX16]
set_dont_use [get_lib_cells gpdk045bc/CLKINVX2]
       set_dont_use [get_lib_cells gpdk045bc/CLKINVX20]
set_dont_use [get_lib_cells gpdk045bc/CLKINVX3]
      set_dont_use [get_lib_cells gpdk045bc/CLKINVX4]
set_dont_use [get_lib_cells gpdk045bc/CLKINVX6]
set_dont_use [get_lib_cells gpdk045bc/CLKMX2X12]
       set_dont_use [get_lib_cells gpdk045bc/CLKX0R2X1
       set_dont_use [get_lib_cells gpdk045bc/CLKX0R2X4]
      set_dont_use [get_lib_cells gpdk045bc/H0LDX1] set_dont_use [get_lib_cells gpdk045bc/CLKAND2X12]
        set_dont_use [get_lib_cells gpdk045bc/CLKAND2X3
        set dont use fact lib cells apdk045bc/CLKAND2X3
        set_dont_use [get_lib_cells gpdk045bc/CLKBUFX3]
        set_dont_use [get_lib_cells gpdk045bc/CLKINVX8]
        set_dont_use [get_lib_cells gpdk045bc/CLKMX2X6]
        set_dont_use [get_lib_cells gpdk045bc/CLKX0R2X2]
        set_dont_use [get_lib_cells gpdk045bc/CLKAND2X8]
       set_dont_use [get_lib_cells gpdk045bc/CLKMX2X2]
set_dont_use [get_lib_cells gpdk045bc/CLKMX2X3]
       set_dont_use [get_lib_cells gpdk045bc/CLKMX2X4]
set_dont_use [get_lib_cells gpdk045bc/CLKX0R2X8]
        set_dont_use [get_lib_cells gpdk045bc/CLKMX2X8]
        set_dont_use [get_lib_cells gpdk045bc/CLKAND2X4]
```

```
mux_comparator_cadence_RAK.sdc 🗵
                                          mux_comparator_nangate_OCL.sdc 🗵
    # Created by Genus(TM) Synthesis Solution 16.25-s068_1 on Sun Sep 26 12:42:32 +0530 2021
    set sdc_version 1.7
    set_units -capacitance 1.0fF
10
    set_units -time 1.0ps
12
    # Set the current design
    current_design mux_comparator
13
14
    set_load -pin_load 0.0 [get_ports {z[2]}]
    set_load -pin_load 0.0 [get_ports {z[1]}]
16
    set_load -pin_load 0.0 [get_ports {z[0]}]
    set_max_delay 0 -from [list \
18
    [get_ports {x[2]}] \
20
     [get_ports {x[1]}] \
     [get_ports {x[0]}] \
22
     [get_ports {y[2]}] \
     [get_ports {y[1]}] \
23
     [get_ports {y[0]}] ] -to [list \
25
     [get_ports {z[2]}] \
     [get_ports {z[1]}] \
26
     [get_ports {z[0]}] ]
    set_clock_gating_check -setup 0.0
28
    set_input_transition 0.1 [get_ports {x[2]}]
    set_input_transition 0.1 [get_ports {x[1]}]
    set_input_transition 0.1 [get_ports {x[0]}]
    set_input_transition 0.1 [get_ports {y[2]}]
32
    set_input_transition 0.1 [get_ports {y[1]}]
33
34
    |set_input_transition 0.1 [get_ports {y[0]}]
35
    set_wire_load_mode "enclosed"
36
    set_dont_use [get_lib_cells NanGate_15nm_OCL/ANTENNA]
    set_dont_use [get_lib_cells NanGate_15nm_OCL/FILLTIE]
    set_dont_use [get_lib_cells NanGate_15nm_OCL/FILL_X1]
38
    set_dont_use [get_lib_cells NanGate_15nm_0CL/FILL_X2]
    set_dont_use [get_lib_cells NanGate_15nm_0CL/FILL_X4]
40
    set_dont_use [get_lib_cells NanGate_15nm_OCL/FILL_X8]
    set_dont_use [get_lib_cells NanGate_15nm_OCL/FILL_X16]
    set_dont_use [get_lib_cells NanGate_15nm_OCL/TIEH]
43
    set_dont_use [get_lib_cells NanGate_15nm_OCL/TIEL]
```

For Cadence RAK library, (file: mux\_comparator\_cadence\_RAK.v)

```
mux comparator cadence RAK.v 🗵
                                                 mux_comparator_nangate_OCL.v ×
      // Generated by Cadence Genus(TM) Synthesis Solution 16.25-s068_1
        // Generated on: Sep 26 2021 12:42:36 IST (Sep 26 2021 07:12:36 UTC)
 3
        // Verification Directory fv/mux_comparator
 5
        module mux_comparator(x, y, z);
         input [2:0] x, y;
8
         output [2:0] z;
 9
         wire [2:0] x, y;
10
         wire [2:0] z;
         wire n_28, n_60, n_86, n_87, n_88, n_89, n_93, n_97;
12
         wire n_98, n_99, n_100, n_101, n_102, n_105, n_106, n_107;
13
         wire n_108, n_111, n_112, n_118;
14
         INVXL g185(.A (y[0]), .Y (n_28));
15
         AND2X6 g194(.A (x[2]), .B (y[2]), .Y (z[2]));
16
         OAI21XL g1067 (.A0 (n_88), .A1 (n_89), .B0 (n_118), .Y (z[1]));
         NOR2X6 g1070(.A (y[1]), .B (n_87), .Y (n_88));
18
         NOR2X8 g1073(.A (x[2]), .B (n_86), .Y (n_87));
19
         INVX20 g1079(.A (y[2]), Y (n_86));
20
         INVX20 g1080(.A (x[1]), Y (n_89));
         NOR2X8 g1076(.A (x[0]), .B (x[1]), .Y (n_93));
22
         AOI21X4 g1069(.A0 (n_97), .A1 (n_99), .B0 (n_101), .Y (n_102));
23
         NOR2X8 g1074(.A (n_89), .B (n_60), .Y (n_97));
24
         INVX20 g1078(.A (x[0]), .Y (n_60));
25
         NAND2X8 g1072(.A (y[2]), .B (n_98), .Y (n_99));
26
         INVX20 g1081_dup(.A (x[2]), .Y (n_98));
         NOR2X2 g1077 (.A (y[2]), .B (n_100), .Y (n_101));
28
         INVX4 g1081(.A (x[2]), .Y (n_100));
29
30
         NAND2X2 g92(.A (n_105), .B (n_102), .Y (n_106));
         INVX2 g95(.A (n_60), Y (n_105));
31
32
         NOR2X4 g91(.A (n_112), .B (n_107), .Y (n_108));
         INVX3 g93(.A (n_102), .Y (n_107));
33
      OAI22X2 g33(.A0 (n_112), .A1 (n_106), .B0 (n_28), .B1 (n_108), .Y
35
         (z[0]));
         NOR2X8 g34(.A (n_93), .B (n_111), .Y (n_112));
36
         INVX8 g36(.A (n_88), Y (n_111));
37
         NAND3BX4 g2(.AN (y[2]), .B (y[1]), .C (x[2]), .Y (n_118));
38
        endmodule
39
40
```

```
mux_comparator_cadence RAK.v 🗵
                                                mux_comparator_nangate_OCL.v 

      // Generated by Cadence Genus(TM) Synthesis Solution 16.25-s068_1
        // Generated on: Sep 26 2021 12:42:32 IST (Sep 26 2021 07:12:32 UTC)
        // Verification Directory fv/mux_comparator
        module mux_comparator(x, y, z);
         input [2:0] x, y;
 9
         output [2:0] z;
         wire [2:0] x, y;
10
         wire [2:0] z;
12
         wire n_156, n_231, n_292, n_296, n_297, n_298, n_305, n_306;
13
         wire n_307, n_313, n_314, n_315, n_318, n_320, n_321, n_322;
         wire n_340, n_341, n_348, n_349, n_350, n_368, n_369, n_370;
15
         wire n_371, n_372, n_373, n_374, n_375, n_376;
16
         NOR2_X1 g4857 (.A1 (n_374), .A2 (y[1]), .ZN (n_156));
         INV_X2 g96(.I (y[1]), .ZN (n_231));
         OAI21_X1 g23(.A1 (n_348), .A2 (n_318), .B (n_341), .ZN (z[1]));
18
         OAI21_X1 g106(.A1 (n_231), .A2 (x[0]), .B (x[2]), .ZN (n_292));
19
         NAND2_X2 g103(.A1 (n_297), .A2 (n_370), .ZN (n_298));
20
         OAI21_X2 g272(.A1 (n_296), .A2 (x[1]), .B (x[0]), .ZN (n_297));
         INV_X4 g108(.I (y[1]), .ZN (n_296));
         OAI21_X2 g276(.A1 (x[0]), .A2 (x[1]), .B (n_368), .ZN (n_305));
         NOR2_X2 g71(.A1 (n_374), .A2 (n_373), .ZN (n_306));
25
         INV_X4 g72(.I (y[2]), .ZN (n_307));
         NAND2_X1 g70(.A1 (n_307), .A2 (x[2]), .ZN (n_313));
26
         NOR2_X1 g36(.A1 (n_314), .A2 (n_315), .ZN (z[2]));
28
         NOR2_X1 g38(.A1 (n_298), .A2 (n_156), .ZN (n_314));
         NAND2_X1 g37 (.A1 (x[2]), .A2 (y[2]), .ZN (n_315));
29
         OAI21_X1 g35(.A1 (n_298), .A2 (n_156), .B (y[1]), .ZN (n_318));
30
         NAND2_X1 g227 (.A1 (n_322), .A2 (n_349), .ZN (z[0]));
         OAI21_X1 g228(.A1 (n_350), .A2 (n_321), .B (y[0]), .ZN (n_322));
         INV_X1 g230(.I (n_320), .ZN (n_321));
34
         OAI21_X2 g231(.A1 (n_306), .A2 (x[2]), .B (n_307), .ZN (n_320));
      NAND4_X1 g82(.A1 (n_369), .A2 (n_292), .A3 (n_340), .A4 (n_313), .ZN
36
          (n_341));
         NOR2_X1 g83(.A1 (n_368), .A2 (n_374), .ZN (n_340));
         AND2_X1 g46(.A1 (n_376), .A2 (y[2]), .Z (n_348));
38
      NAND4_X1 g45(.A1 (n_320), .A2 (n_376), .A3 (n_305), .A4 (x[0]), .ZN
39
           (n_349));
         NAND2_X1 g47(.A1 (n_376), .A2 (n_305), .ZN (n_350));
         NOR2_X2 g289(.A1 (y[1]), .A2 (y[2]), .ZN (n_368));
         OR3_X1 g2(.A1 (n_373), .A2 (n_374), .A3 (y[2]), .Z (n_369));
         NAND2_X2 g94(.A1 (n_372), .A2 (n_375), .ZN (n_376));
         NOR2_X2 g290(.A1 (n_370), .A2 (n_371), .ZN (n_372));
46
         INV_X4 g291(.I (x[2]), .ZN (n_370));
         NOR2_X2 g292(.A1 (x[1]), .A2 (x[0]), .ZN (n_371));
48
         OAI21_X2 g293(.A1 (n_373), .A2 (n_374), .B (y[1]), .ZN (n_375));
49
         INV_X8 g98(.I (x[0]), .ZN (n_373));
50
         INV_X16 g294(.I (x[1]), .ZN (n_374));
        endmodule
51
52
```

For part (4) and (5), refer to,

"mux\_comparator\_RAK\_timing\_report.txt" file for Cadence RAK library

"mux\_comparator\_OCL\_timing\_report.txt" file for Nangate OCL library

(The script files used for generating these are "mux\_comparator\_RAK.tcl" and "mux\_comparator\_OCL.tcl")

I haven't pasted their screenshots here as there is a lot of data in those files and it would take 4-5 pages for a single library's timing report file.

#### What it contains:

It contains timing reports for all the possible paths, (ie,  $x[0] \rightarrow z[0]$ ,  $x[0] \rightarrow z[2]$ ,  $y[2] \rightarrow z[1]$ , etc.). By looking at each of the timing delays and other data, we can determine which of the paths have the maximum delay (critical path) and the minimum delay, and can hence list out the cells in those paths.

(4) The critical paths are the first generated timing reports in each of the above mentioned .txt files as "report\_timing" in general gives max\_delay (critical) path.

For Nangate OCL: max delay = 14 ps

Number of cells = 6 cells

For Cadence RAK : max delay = 249 ps

Number of cells = 5 cells

(the screenshots below show the timings and cells in the critical path)

## For Nangate OCL library,

mux\_comparator\_OCL\_timing\_report - Notepad

File Edit Format View Help

\_\_\_\_\_

Generated by: Genus(TM) Synthesis Solution 16.25-s068\_1
Generated on: Sep 26 2021 12:42:32 pm
Module: mux\_comparator
Technology library: NanGate\_15nm\_OCL revision 1.0

Operating conditions: slow (balanced\_tree)

Wireload mode: enclosed
Area mode: timing library

\_\_\_\_\_

Туре	Fanout			,		
in port	6	15.9	0	+0	0	R
				+0	0	
VOR2_X2	1	2.0	2	+2	2	F
				+0	2	
VOR2_X2	1	1.7	4	+2	4	R
				+0	4	
NAND2_X2	3	3.6	5	+4	8	F
				+0	8	
NAND2_X1	1	1.0	3	+2	10	R
				+0	10	
DAI21_X1	1	1.2	5	+3	13	F
				+0	13	
NAND2_X1	1	0.0	3	+1	14	R
				_		_
	in port NOR2_X2 NOR2_X2 NAND2_X2 NAND2_X1 DAI21_X1	in port 6 NOR2_X2 1 NOR2_X2 1 NAND2_X2 3 NAND2_X1 1 DAI21_X1 1 NAND2_X1 1	(fF) in port 6 15.9 NOR2_X2 1 2.0 NOR2_X2 1 1.7 NAND2_X2 3 3.6 NAND2_X1 1 1.0 DAI21_X1 1 1.2 NAND2_X1 1 0.0	(fF) (ps) in port 6 15.9 0 NOR2_X2 1 2.0 2 NOR2_X2 1 1.7 4 NAND2_X2 3 3.6 5 NAND2_X1 1 1.0 3 DAI21_X1 1 1.2 5 NAND2_X1 1 0.0 3	(fF) (ps) (ps)  in port 6 15.9 0 +0	(fF) (ps) (ps) (ps)  in port 6 15.9 0 +0 0

Timing slack : -14ps (TIMING VIOLATION)

Start-point : x[0] End-point : z[0]

### For Cadence RAK library,

Generated by: Genus(TM) Synthesis Solution 16.25-s068\_1 Generated on: Sep 26 2021 12:42:36 pm

Module: mux\_comparator
Technology library: gpdk045bc
Operating conditions: slow (balanced\_tree)

Wireload mode: enclosed Area mode: timing library

Pin		Туре	Fanout			_	Arrival (ps)	
x[0]	<b>&lt;&lt;&lt;</b>	in port	2	20.0	100	+0	0	R
g1078/A						+0	0	
g1078/Y		INVX20	2	7.6	33	+44	44	F
g1074/B						+0	44	
g1074/Y		NOR2X8	1	3.2	39	+32	76	R
g1069/A0						+0	76	
g1069/Y		A0I21X4	2	3.7	74	+67	142	F
g92/B						+0	142	
g92/Y		NAND2X2	1	1.6	30	+42	184	R
g33/A1						+0	184	
g33/Y		OAI22X2	1	0.6	71	+65	249	F
z[0]	<b>&lt;&lt;&lt;</b>	out port				+0	249	F

Exception : 'path\_delays/del\_1' 250ps

Timing slack :

Start-point : x[0] End-point : z[0]

## (5) For the min delay paths,

For Cadence RAK, input -> output	Timing delay (in pico seconds)
$x[0] \rightarrow z[0]$	249 ps
$x[1] \rightarrow z[0]$	256 ps
$x[1] \rightarrow z[1]$	109 ps
$x[2] \rightarrow z[0]$	256 ps
$x[2] \rightarrow z[1]$	189 ps
$x[2] \rightarrow z[2]$	128 ps
y[0] -> z[0]	131 ps
y[1] -> z[0]	217 ps
y[1] -> z[1]	161 ps
y[2] -> z[0]	254 ps
y[2] -> z[1]	199 ps
y[2] -> z[2]	122 ps

The remaining paths do not exist in the circuit. The min delay path is from  $x[1] \rightarrow z[1]$  as per the table. The number of standard cells are 2.

For Nangate OCL, input -> output	Timing delay (in pico seconds)
$x[0] \rightarrow z[0]$	14 ps
x[0] -> z[1]	13 ps
x[0] -> z[2]	9 ps
$x[1] \rightarrow z[0]$	14 ps
$x[1] \rightarrow z[1]$	13 ps
x[1] -> z[2]	10 ps
$x[2] \rightarrow z[0]$	14 ps
$x[2] \rightarrow z[1]$	12 ps
$x[2] \rightarrow z[2]$	8 ps
y[0] -> z[0]	4 ps
y[1] -> z[0]	14 ps
y[1] -> z[1]	12 ps
y[1] -> z[2]	10 ps
y[2] -> z[0]	14 ps
y[2] -> z[1]	12 ps
Y[2] -> z[2]	4 ps

The remaining paths do not exist in the circuit. There are two min delay paths,  $y[0] \rightarrow z[0]$  and  $y[2] \rightarrow z[2]$ ,

both of which have 4 ps timing delay. There are 2 cells in both the paths.

(6) For the 8-bit mux\_comparator, the following Verilog file has been created, (file: "mux\_comparator\_8bit.v")

The Tcl file used to generate critical path info is, (file: "mux\_comparator\_8bit\_RAK.tcl")

```
mux_comparator_8bit_RAK.tcl
        #rm designs/*
        # reading the verilog file mux_comparator_8bit.v
        read_hdl /home/cad5/Hw-2/mux_comparator_8bit.v
        # reading the required .lib file in Cadence RAK
        set_attr library /home/cad5/PDK/Cadence_RAK_18.1_blockImplementation/LIBS/lib/max/slow.lib
        elaborate
        set_attr syn_generic_effort high
        syn_gen
        syn_map
        # setting the max delays from all inputs to all outputs to be 250 ps
        set_max_delay 0.25 -from [all_inputs] -to [all_outputs]
        # setting the load capacitance value of all output pins to be 0.00060 pF
        set_load 0.000601595 [all_outputs]
        # z[0] z[1] z[2] z[3] z[4] z[5] z[6] z[7]
        # setting the input transition of all input pins to be 100 ps
24
        set_input_transition 0.1 [all_inputs]
        # x[0] x[1] x[2] x[3] x[4] x[5] x[6] x[7] y[0] y[1] y[2] y[3] y[4] y[5] y[6] y[7]
26
27
        set_attr syn_opt_effort high
        syn_opt
29
30
        # we will get the critical path and the cells used in the critical path by using report_timing
        report_timing > mux_comparator_8bit_RAK_timing_report.txt
```

The generated timing report is,

(file: "mux\_comparator\_8bit\_RAK\_timing\_report.txt")

```
mux_comparator_8bit_RAK_timing_report.txt
                       Genus(TM) Synthesis Solution 16.25-s068_1
     Generated by:
     Generated on:
                       Sep 26 2021 12:42:42 pm
     Module:
                    comparator
     Technology library: gpdk045bc
     Operating conditions: slow (balanced_tree)
     Wireload mode:
                        enclosed
     Area mode:
                      timing library
8
              Type Fanout Load Slew Delay Arrival
      (fF) (ps) (ps) (ps)
13
     y[4]
             in port
                                      0 F
                      2 15.7 100 +0
     g87/A
    g87/Y
              INVX20
                         1 6.1 32 +39
                                       39 R
16
     g80/B
     g80/Y
              NOR2X8
                                         67 F
     g78/A
19
20
     g78/Y
              NOR3X8
                          1 3.1 77 +74
                                        141 R
     g77/B
                             +0 141
     g77/Y
              NAND2X4
                           1 3.0 57 +58 199 F
22
     g533/A1
                             +0 199
               OAI21X4
     g533/Y
                          16.187 +67 266 R
25
     g68/B
                             +0 266
              NAND2X8
26
     g68/Y
                          10 8.4 71 +67
                                         332 F
    fopt706/A
    fopt706/Y
                          7 4.2 30 +40
                                         372 R
28
     g703/B1
29
30
    g703/Y
               OAI22XL
                          1 0.6 114 +68 440 F
                               +0 440 F
    z[1] <<< out port
32
    Exception : 'path_delays/del_1' 250ps
    Timing stack: -190ps (TIMING VIOLATION)
35
    Start-point : y[4]
     End-point : z[1]
```

So the path from y[4] to z[1] is the critical path and the cells used in that path are INVX20, NOR2X8, NOR3X8, NAND2X4, OAI21X4, NAND2X8, INVX4, OAI22XL. Number of cells used in critical path are 8.