# <u>Q1.</u>

Question sheet filled in with answers attached.

### **Q2.**

#### a.

The timing diagram is as follows:

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18
l1	IF	ID	EX	MEM	MEM	MEM	WB											
12		IF	ID	Stall	Stall	Stall	EX	MEM	MEM	MEM	WB							
13			IF	Stall	Stall	Stall	ID	Stall	Stall	Stall	EX	MEM	WB					
14							IF	Stall	Stall	Stall	ID	EX	MEM	WB				
15											IF	ID	EX	MEM	MEM	MEM	WB	
16												IF	ID	EX	EX	EX	MEM	WB
I1-2													Stall	Stall	Stall	Stall	IF	ID

<u>Assumptions:</u> Execution is strictly in-order. Also, the pipeline stalls when a branch is encountered, until it is resolved. [This results into the next instruction being fetched only after Execution of I6 has completed.]

### b.

As the figure in (a) shows, the Instruction Fetch stage for the next instruction is held back by 4 cycles, so 4 cycles are lost per loop iteration to branch overhead.

#### c.

If all predictions are correct and BTB is not used.

- If the prediction is Taken, we will still need to stall until the address has been computed. So, we will lose 2 cycles in Branch Overhead (with the assumptions below).
- If the prediction is Not Taken, we can simply fetch the next instruction, and we will not lose any cycles in Branch Overhead.

# Assumptions:

- -The Branch prediction is available by the end of the same cycle as when the Branch Instruction is fetched, and is available for use in the next cycle.
- -If branch is taken the "branch-to" address is computed within the first or only cycle of Execution Time, and is available to use in the next cycle.

### d.

With a correct prediction and a BTB, no cycles should be lost in Branch Overhead.

#### a.

We may want to rename the following:

- The destination "Rx" in I5, and correspondingly as required the sources labels "Rx" in the following instruction/s.
- The destination "Ry" in I6, and correspondingly as required the sources labels "Ry" in the following instruction/s.
- The source "F4" in in I7, and correspondingly the destn. "F4" in the preceding instruction I3.
- The destination "F2" in 'Loop', in the later iterations, so that the next value can be fetched from memory before the previous one has been fully utilized, and correspondingly as required the source labels "F2" in the following instructions. [Note: this is not needed for the first iteration, but may be utilized to good effect as shown in the diagram in (b)]

**b.** The scheduling is shown up till the cycle in which the last instruction of the first iteration completes.

	ALU 0	ALU 1	LD/ST		
N+ 0	15	16	Loop		
1	18	<stall></stall>	12		
2	<stall></stall>	19	-		
3	<stall></stall>	-	-		
4	<stall></stall>	<stall></stall>	-		
5	10	<stall></stall>	-		
6	-	13	<stall></stall>		
7	-	-	<stall></stall>		
8	-	15-2	17		
9	-	16-2	-		
10	-	18-2	Loop-2		
11	-	19-2	12-2		
12	-	<stall></stall>	-		
13	-	<stall></stall>	-		
14	-	<stall></stall>	-		
15	-	10-2	-		
16	-	-			
17	-	-			
18	I1	-			
19	-	-			
20	-	-			
21	-	-			
22	-	-			
23	-	-			
24	14	-			

25	-	-	

25 clock cycles are taken, if we consider count the time taken from the start of the first iteration to the point when the last remaining instruction of the first iteration i.e. I4 is scheduled.

## Assumptions:

- -The branch is "executed" in the ALU pipeline, and can be scheduled as soon as its operand (in this case R20) becomes available.
- -Assuming the branch is taken, the instructions for about 2 iterations of the loop are also made available in the RS for when needed, and that those instructions may be scheduled.
- -The size of RS, is not a limiting factor.

c. The "available upto" column indicates the last instruction up to which all the instructions are available in the RS, at the beginning of the particular cycle.

Сус	le	ALU 0	ALU 1	LD/ST	Available upto
N+	0	<stall></stall>	<stall></stall>	Loop	10
	1	<stall></stall>	<stall></stall>	12	13
	2	15	<stall></stall>	-	15
	3	16	<stall></stall>	-	17
	4	18	<stall></stall>	-	19
	5	10	19	-	10-2
	6	-	-	<stall></stall>	13-2
	7	-	13	<stall></stall>	15-2
	8	-	-	<stall></stall>	17-2
	9	-	15-2	17	19-2
1	0	-	16-2	-	
1	1	-	18-2	Loop-2	
1	12	-	19-2	12-2	
1	13	-	-	-	
1	14	-	<stall></stall>	-	
1	15	-	<stall></stall>	-	
1	16	-	10-2	-	
1	17	-	-		
1	8	I1	-		
1	19	-	-		
2	20	-	-		
2	21	-	-		
2	22	-	-		
2	23	-	-		
2	24	14	-		
2	25	-	-		

Again the number of cycles taken is 25, by the same metric as in the previous question.

#### Assumptions:

- -The branch is "executed" in the ALU pipeline, and can be scheduled as soon as its operand (in this case R20) becomes available.
- -Assuming the branch is taken, the instructions for up to about 2 iterations of the loop are also made available in the RS for when needed, and that those instructions may be scheduled.
- -The size of RS, is not a limiting factor.

#### d.

An example of a code sequence where the Common Data Bus (CDB) creates a bottleneck might be:

- 1. MULTD F4, F0, F4
- 2. ...<some independent instruction>...
- 3. ...<some independent instruction>...
- 4. ...<some independent instruction>...
- 5. ADDD F10, F8, F2
- 6. SUBD F6, F10, F4

Now, given the latencies in the other problems, MULTD and ADD would finish in the same cycle, and SUBD would be waiting for the result of both. Now, even though both MULTD and ADDD would have completed execution, they wouldn't be able to send their results simultaneously if we use a relatively simplistic CDB that the question seems to refer to. This would create a bottleneck preventing the SUBD from executing immediately as soon as MULTD and ADDD have finished execution.